{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,6,19]],"date-time":"2025-06-19T04:17:43Z","timestamp":1750306663541,"version":"3.41.0"},"publisher-location":"New York, NY, USA","reference-count":21,"publisher":"ACM","license":[{"start":{"date-parts":[[2015,5,20]],"date-time":"2015-05-20T00:00:00Z","timestamp":1432080000000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/www.acm.org\/publications\/policies\/copyright_policy#Background"}],"funder":[{"DOI":"10.13039\/100000028","name":"Semiconductor Research Corporation","doi-asserted-by":"publisher","award":["2013-TJ-2449, 2013-TJ-2450"],"award-info":[{"award-number":["2013-TJ-2449, 2013-TJ-2450"]}],"id":[{"id":"10.13039\/100000028","id-type":"DOI","asserted-by":"publisher"}]}],"content-domain":{"domain":["dl.acm.org"],"crossmark-restriction":true},"short-container-title":[],"published-print":{"date-parts":[[2015,5,20]]},"DOI":"10.1145\/2742060.2742092","type":"proceedings-article","created":{"date-parts":[[2015,5,19]],"date-time":"2015-05-19T13:49:03Z","timestamp":1432043343000},"page":"283-288","update-policy":"https:\/\/doi.org\/10.1145\/crossmark-policy","source":"Crossref","is-referenced-by-count":4,"title":["Clock Skew Scheduling in the Presence of Heavily Gated Clock Networks"],"prefix":"10.1145","author":[{"given":"Weicheng","family":"Liu","sequence":"first","affiliation":[{"name":"Stony Brook University, Stony Brook, NY, USA"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Emre","family":"Salman","sequence":"additional","affiliation":[{"name":"Stony Brook University, Stony Brook, NY, USA"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Can","family":"Sitik","sequence":"additional","affiliation":[{"name":"Drexel University, Philadelphia, PA, USA"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Baris","family":"Taskin","sequence":"additional","affiliation":[{"name":"Drexel University, Philadelphia, PA, USA"}],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"320","published-online":{"date-parts":[[2015,5,20]]},"reference":[{"key":"e_1_3_2_1_1_1","volume-title":"High Performance Integrated Circuit Design","author":"Salman E.","year":"2012","unstructured":"E. Salman and E. G. Friedman , High Performance Integrated Circuit Design . McGraw-Hill , 2012 . E. Salman and E. G. Friedman, High Performance Integrated Circuit Design. McGraw-Hill, 2012."},{"doi-asserted-by":"publisher","key":"e_1_3_2_1_2_1","DOI":"10.1109\/5.929649"},{"doi-asserted-by":"publisher","key":"e_1_3_2_1_3_1","DOI":"10.5555\/1521511"},{"doi-asserted-by":"publisher","key":"e_1_3_2_1_4_1","DOI":"10.1145\/240518.240636"},{"doi-asserted-by":"publisher","key":"e_1_3_2_1_5_1","DOI":"10.1109\/12.55696"},{"key":"e_1_3_2_1_6_1","first-page":"399","volume-title":"ACM\/IEEE Design Automation Conference","author":"Szymanski T. G.","year":"1992","unstructured":"T. G. Szymanski , \" Computing Optimal Clock Schedules ,\" ACM\/IEEE Design Automation Conference , pp. 399 -- 404 , June 1992 . T. G. Szymanski, \"Computing Optimal Clock Schedules,\" ACM\/IEEE Design Automation Conference, pp. 399--404, June 1992."},{"key":"e_1_3_2_1_7_1","first-page":"132","article-title":"Graph Algorithms for Clock Skew Optimization","author":"Shenoy N.","year":"1992","unstructured":"N. Shenoy , R. K. Brayton , and A. L. Sangiovanni-Vincentelli , \" Graph Algorithms for Clock Skew Optimization ,\" International Conference on Computer-Aided Design , pp. 132 -- 136 , November 1992 . N. Shenoy, R. K. Brayton, and A. L. Sangiovanni-Vincentelli, \"Graph Algorithms for Clock Skew Optimization,\" International Conference on Computer-Aided Design, pp. 132--136, November 1992.","journal-title":"International Conference on Computer-Aided Design"},{"key":"e_1_3_2_1_8_1","first-page":"407","volume-title":"Symp. on Circuits and Systems","author":"Deokar R.","year":"1994","unstructured":"R. Deokar and S. Sapatnekar , \" A Graph-theoretic Approach to Clock Skew Optimization,\" Int . Symp. on Circuits and Systems , pp. 407 -- 410 , May 1994 . R. Deokar and S. Sapatnekar, \"A Graph-theoretic Approach to Clock Skew Optimization,\" Int. Symp. on Circuits and Systems, pp. 407--410, May 1994."},{"doi-asserted-by":"publisher","key":"e_1_3_2_1_9_1","DOI":"10.1109\/TCAD.2006.870072"},{"doi-asserted-by":"publisher","key":"e_1_3_2_1_10_1","DOI":"10.1145\/1278480.1278720"},{"doi-asserted-by":"publisher","key":"e_1_3_2_1_11_1","DOI":"10.1109\/ICCAD.2003.100"},{"doi-asserted-by":"publisher","key":"e_1_3_2_1_12_1","DOI":"10.1109\/TVLSI.2009.2014069"},{"doi-asserted-by":"publisher","key":"e_1_3_2_1_13_1","DOI":"10.1109\/TVLSI.2013.2280732"},{"issue":"103","key":"e_1_3_2_1_14_1","first-page":"415","article-title":"Clock-gating and Its Application to Low Power Design of Sequential Circuits","volume":"47","author":"Wu Q.","year":"2000","unstructured":"Q. Wu , M. Pedram , and X. Wu , \" Clock-gating and Its Application to Low Power Design of Sequential Circuits ,\" IEEE Transactions on Circuits and Systems-I: Fundamental Theory and Applications , Vol. 47 , No. 103 , pp. 415 -- 420 , March 2000 . Q. Wu, M. Pedram, and X. Wu, \"Clock-gating and Its Application to Low Power Design of Sequential Circuits,\" IEEE Transactions on Circuits and Systems-I: Fundamental Theory and Applications, Vol. 47, No. 103, pp. 415--420, March 2000.","journal-title":"IEEE Transactions on Circuits and Systems-I: Fundamental Theory and Applications"},{"doi-asserted-by":"publisher","key":"e_1_3_2_1_15_1","DOI":"10.5555\/2485288.2485720"},{"doi-asserted-by":"publisher","key":"e_1_3_2_1_16_1","DOI":"10.1109\/TCAD.2006.885834"},{"key":"e_1_3_2_1_17_1","volume-title":"Introduction to Algorithms","author":"Cormen T. H.","year":"2001","unstructured":"T. H. Cormen , C. E. Leiserson , R. L. Rivest , and C. Stein , Introduction to Algorithms . The MIT Press , 2001 . T. H. Cormen, C. E. Leiserson, R. L. Rivest, and C. Stein, Introduction to Algorithms. The MIT Press, 2001."},{"doi-asserted-by":"publisher","key":"e_1_3_2_1_18_1","DOI":"10.1145\/775832.775989"},{"unstructured":"Synopsys. Design Compiler. http:\/\/www.synopsys.com\/home.aspx.  Synopsys. Design Compiler. http:\/\/www.synopsys.com\/home.aspx.","key":"e_1_3_2_1_19_1"},{"unstructured":"NanGate. 45nm Open Cell Library. http:\/\/www.nangate.com.  NanGate. 45nm Open Cell Library. http:\/\/www.nangate.com.","key":"e_1_3_2_1_20_1"},{"unstructured":"GNU. GNU Linear Programming Kit. https:\/\/www.gnu.org\/software\/glpk\/.  GNU. GNU Linear Programming Kit. https:\/\/www.gnu.org\/software\/glpk\/.","key":"e_1_3_2_1_21_1"}],"event":{"sponsor":["SIGDA ACM Special Interest Group on Design Automation","IEEE CEDA","IEEE CASS"],"acronym":"GLSVLSI '15","name":"GLSVLSI '15: Great Lakes Symposium on VLSI 2015","location":"Pittsburgh Pennsylvania USA"},"container-title":["Proceedings of the 25th edition on Great Lakes Symposium on VLSI"],"original-title":[],"link":[{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/2742060.2742092","content-type":"unspecified","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/dl.acm.org\/doi\/pdf\/10.1145\/2742060.2742092","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,6,18]],"date-time":"2025-06-18T07:00:32Z","timestamp":1750230032000},"score":1,"resource":{"primary":{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/2742060.2742092"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2015,5,20]]},"references-count":21,"alternative-id":["10.1145\/2742060.2742092","10.1145\/2742060"],"URL":"https:\/\/doi.org\/10.1145\/2742060.2742092","relation":{},"subject":[],"published":{"date-parts":[[2015,5,20]]},"assertion":[{"value":"2015-05-20","order":2,"name":"published","label":"Published","group":{"name":"publication_history","label":"Publication History"}}]}}