{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,6,19]],"date-time":"2025-06-19T04:17:42Z","timestamp":1750306662546,"version":"3.41.0"},"publisher-location":"New York, NY, USA","reference-count":24,"publisher":"ACM","license":[{"start":{"date-parts":[[2015,5,20]],"date-time":"2015-05-20T00:00:00Z","timestamp":1432080000000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/www.acm.org\/publications\/policies\/copyright_policy#Background"}],"funder":[{"name":"Defense Advanced Research Projects Agency","award":["PERFECT program"],"award-info":[{"award-number":["PERFECT program"]}]}],"content-domain":{"domain":["dl.acm.org"],"crossmark-restriction":true},"short-container-title":[],"published-print":{"date-parts":[[2015,5,20]]},"DOI":"10.1145\/2742060.2742093","type":"proceedings-article","created":{"date-parts":[[2015,5,19]],"date-time":"2015-05-19T13:49:03Z","timestamp":1432043343000},"page":"33-38","update-policy":"https:\/\/doi.org\/10.1145\/crossmark-policy","source":"Crossref","is-referenced-by-count":4,"title":["Layout Characterization and Power Density Analysis for Shorted-Gate and Independent-Gate 7nm FinFET Standard Cells"],"prefix":"10.1145","author":[{"given":"Tiansong","family":"Cui","sequence":"first","affiliation":[{"name":"University of Southern California, Los Angeles, CA, USA"}]},{"given":"Bowen","family":"Chen","sequence":"additional","affiliation":[{"name":"University of Southern California, Los Angeles, CA, USA"}]},{"given":"Yanzhi","family":"Wang","sequence":"additional","affiliation":[{"name":"University of Southern California, Los Angeles, CA, USA"}]},{"given":"Shahin","family":"Nazarian","sequence":"additional","affiliation":[{"name":"University of Southern California, Los Angeles, CA, USA"}]},{"given":"Massoud","family":"Pedram","sequence":"additional","affiliation":[{"name":"University of Southern California, Los Angeles, CA, USA"}]}],"member":"320","published-online":{"date-parts":[[2015,5,20]]},"reference":[{"key":"e_1_3_2_1_1_1","doi-asserted-by":"publisher","DOI":"10.1109\/JPROC.2006.879797"},{"key":"e_1_3_2_1_2_1","doi-asserted-by":"publisher","DOI":"10.1109\/JPROC.2009.2034764"},{"key":"e_1_3_2_1_3_1","doi-asserted-by":"publisher","DOI":"10.1109\/JPROC.2009.2035453"},{"key":"e_1_3_2_1_4_1","doi-asserted-by":"publisher","DOI":"10.1109\/JPROC.2003.818336"},{"key":"e_1_3_2_1_5_1","doi-asserted-by":"publisher","DOI":"10.1109\/VLSID.2014.89"},{"key":"e_1_3_2_1_6_1","doi-asserted-by":"publisher","DOI":"10.1145\/1228784.1228807"},{"key":"e_1_3_2_1_7_1","doi-asserted-by":"publisher","DOI":"10.1109\/16.536820"},{"key":"e_1_3_2_1_8_1","first-page":"99","volume-title":"Reduction of direct-tunneling gate leakage current in double-gate and ultra-thin body mosfets,\" in INTERNATIONAL ELECTRON DEVICES MEETING","author":"Chang L.","year":"1998","unstructured":"L. Chang , K. J. Yang , Y.-C. Yeo , Y.-K. Choi , T.-J. King , and C. Hu , \" Reduction of direct-tunneling gate leakage current in double-gate and ultra-thin body mosfets,\" in INTERNATIONAL ELECTRON DEVICES MEETING . IEEE ; 1998 , 2001, pp. 99 -- 102 . L. Chang, K. J. Yang, Y.-C. Yeo, Y.-K. Choi, T.-J. King, and C. Hu, \"Reduction of direct-tunneling gate leakage current in double-gate and ultra-thin body mosfets,\" in INTERNATIONAL ELECTRON DEVICES MEETING. IEEE; 1998, 2001, pp. 99--102."},{"key":"e_1_3_2_1_9_1","doi-asserted-by":"publisher","DOI":"10.1109\/TNANO.2002.807392"},{"key":"e_1_3_2_1_10_1","first-page":"560","volume-title":"ICCD 2007. 25th International Conference on. IEEE","author":"Muttreja A.","year":"2007","unstructured":"A. Muttreja , N. Agarwal , and N. K. Jha , \" Cmos logic design with independent-gate finfets,\" in Computer Design, 2007 . ICCD 2007. 25th International Conference on. IEEE , 2007 , pp. 560 -- 567 . A. Muttreja, N. Agarwal, and N. K. Jha, \"Cmos logic design with independent-gate finfets,\" in Computer Design, 2007. ICCD 2007. 25th International Conference on. IEEE, 2007, pp. 560--567."},{"key":"e_1_3_2_1_11_1","doi-asserted-by":"publisher","DOI":"10.1109\/TCSII.2012.2200171"},{"key":"e_1_3_2_1_12_1","doi-asserted-by":"publisher","DOI":"10.1109\/ISQED.2007.76"},{"key":"e_1_3_2_1_13_1","first-page":"211","volume-title":"2008 IEEE International. IEEE","author":"Ouyang J.","year":"2008","unstructured":"J. Ouyang and Y. Xie , \" Power optimization for finfet-based circuits using genetic algorithms,\" in SOC Conference , 2008 IEEE International. IEEE , 2008 , pp. 211 -- 214 . J. Ouyang and Y. Xie, \"Power optimization for finfet-based circuits using genetic algorithms,\" in SOC Conference, 2008 IEEE International. IEEE, 2008, pp. 211--214."},{"key":"e_1_3_2_1_14_1","first-page":"117","volume-title":"2013 71st Annual. IEEE","author":"Gupta S. K.","year":"2013","unstructured":"S. K. Gupta , W.-S. Cho , A. A. Goud , K. Yogendra , and K. Roy , \" Design space exploration of finfets in sub-10nm technologies for energy-efficient near-threshold circuits,\" in Device Research Conference (DRC) , 2013 71st Annual. IEEE , 2013 , pp. 117 -- 118 . S. K. Gupta, W.-S. Cho, A. A. Goud, K. Yogendra, and K. Roy, \"Design space exploration of finfets in sub-10nm technologies for energy-efficient near-threshold circuits,\" in Device Research Conference (DRC), 2013 71st Annual. IEEE, 2013, pp. 117--118."},{"key":"e_1_3_2_1_15_1","first-page":"167","article-title":"Semi-analytical current source modeling of finfet devices operating in near\/sub-threshold regime with independent gate control and considering process variation","author":"Cui T.","year":"2014","unstructured":"T. Cui , Y. Wang , X. Lin , S. Nazarian , and M. Pedram , \" Semi-analytical current source modeling of finfet devices operating in near\/sub-threshold regime with independent gate control and considering process variation .\" in ASP-DAC , 2014 , pp. 167 -- 172 . T. Cui, Y. Wang, X. Lin, S. Nazarian, and M. Pedram, \"Semi-analytical current source modeling of finfet devices operating in near\/sub-threshold regime with independent gate control and considering process variation.\" in ASP-DAC, 2014, pp. 167--172.","journal-title":"ASP-DAC"},{"key":"e_1_3_2_1_16_1","first-page":"575","volume-title":"2014 15th International Symposium on. IEEE","author":"Cui T.","year":"2014","unstructured":"T. Cui , S. Chen , Y. Wang , S. Nazarian , and M. Pedram , \" An efficient semi-analytical current source model for finfet devices in near\/sub-threshold regime considering multiple input switching and stack effect,\" in Quality Electronic Design (ISQED) , 2014 15th International Symposium on. IEEE , 2014 , pp. 575 -- 581 . T. Cui, S. Chen, Y. Wang, S. Nazarian, and M. Pedram, \"An efficient semi-analytical current source model for finfet devices in near\/sub-threshold regime considering multiple input switching and stack effect,\" in Quality Electronic Design (ISQED), 2014 15th International Symposium on. IEEE, 2014, pp. 575--581."},{"key":"e_1_3_2_1_17_1","volume-title":"Nanoelectronic Circuit Design. springer","author":"Jha N. K.","year":"2010","unstructured":"N. K. Jha and D. Chen , Nanoelectronic Circuit Design. springer , 2010 . N. K. Jha and D. Chen, Nanoelectronic Circuit Design. springer, 2010."},{"key":"e_1_3_2_1_18_1","doi-asserted-by":"crossref","unstructured":"X. Lin Y. Wang and M. Pedram \"Joint sizing and adaptive independent gate control for finfet circuits operating in multiple voltage regimes using the logical effort method \" in Proceedings of the International Conference on Computer-Aided Design. IEEE Press 2013 pp. 444--449.   X. Lin Y. Wang and M. Pedram \"Joint sizing and adaptive independent gate control for finfet circuits operating in multiple voltage regimes using the logical effort method \" in Proceedings of the International Conference on Computer-Aided Design. IEEE Press 2013 pp. 444--449.","DOI":"10.1109\/ICCAD.2013.6691155"},{"key":"e_1_3_2_1_19_1","first-page":"3204","volume-title":"Proceedings of 2010 IEEE International Symposium on. IEEE","author":"Alioto M.","year":"2010","unstructured":"M. Alioto , \"Analysis of layout density in finfet standard cells and impact of fin technology,\" in Circuits and Systems (ISCAS) , Proceedings of 2010 IEEE International Symposium on. IEEE , 2010 , pp. 3204 -- 3207 . M. Alioto, \"Analysis of layout density in finfet standard cells and impact of fin technology,\" in Circuits and Systems (ISCAS), Proceedings of 2010 IEEE International Symposium on. IEEE, 2010, pp. 3204--3207."},{"key":"e_1_3_2_1_20_1","first-page":"51","volume-title":"2013 71st Annual. IEEE","author":"Goud A. A.","year":"2013","unstructured":"A. A. Goud , S. K. Gupta , S. H. Choday , and K. Roy , \" Atomistic tight-binding based evaluation of impact of gate underlap on source to drain tunneling in 5 nm gate length si finfets,\" in Device Research Conference (DRC) , 2013 71st Annual. IEEE , 2013 , pp. 51 -- 52 . A. A. Goud, S. K. Gupta, S. H. Choday, and K. Roy, \"Atomistic tight-binding based evaluation of impact of gate underlap on source to drain tunneling in 5 nm gate length si finfets,\" in Device Research Conference (DRC), 2013 71st Annual. IEEE, 2013, pp. 51--52."},{"key":"e_1_3_2_1_21_1","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2010.2040094"},{"key":"e_1_3_2_1_22_1","doi-asserted-by":"publisher","DOI":"10.1109\/55.974801"},{"key":"e_1_3_2_1_24_1","first-page":"204","volume-title":"2010 Topical Meeting on. IEEE","author":"Gogineni U.","year":"2010","unstructured":"U. Gogineni , J. A. Del Alamo , and C. Putnam , \" Rf power potential of 45 nm cmos technology,\" in Silicon Monolithic Integrated Circuits in RF Systems (SiRF) , 2010 Topical Meeting on. IEEE , 2010 , pp. 204 -- 207 . U. Gogineni, J. A. Del Alamo, and C. Putnam, \"Rf power potential of 45 nm cmos technology,\" in Silicon Monolithic Integrated Circuits in RF Systems (SiRF), 2010 Topical Meeting on. IEEE, 2010, pp. 204--207."},{"key":"e_1_3_2_1_25_1","first-page":"413","volume-title":"CICC'07","author":"Shahidi G. G.","year":"2007","unstructured":"G. G. Shahidi , \"Evolution of cmos technology at 32 nm and beyond,\" in Custom Integrated Circuits Conference, 2007 . CICC'07 . IEEE. IEEE, 2007 , pp. 413 -- 416 . G. G. Shahidi, \"Evolution of cmos technology at 32 nm and beyond,\" in Custom Integrated Circuits Conference, 2007. CICC'07. IEEE. IEEE, 2007, pp. 413--416."}],"event":{"name":"GLSVLSI '15: Great Lakes Symposium on VLSI 2015","sponsor":["SIGDA ACM Special Interest Group on Design Automation","IEEE CEDA","IEEE CASS"],"location":"Pittsburgh Pennsylvania USA","acronym":"GLSVLSI '15"},"container-title":["Proceedings of the 25th edition on Great Lakes Symposium on VLSI"],"original-title":[],"link":[{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/2742060.2742093","content-type":"unspecified","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/dl.acm.org\/doi\/pdf\/10.1145\/2742060.2742093","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,6,18]],"date-time":"2025-06-18T07:00:32Z","timestamp":1750230032000},"score":1,"resource":{"primary":{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/2742060.2742093"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2015,5,20]]},"references-count":24,"alternative-id":["10.1145\/2742060.2742093","10.1145\/2742060"],"URL":"https:\/\/doi.org\/10.1145\/2742060.2742093","relation":{},"subject":[],"published":{"date-parts":[[2015,5,20]]},"assertion":[{"value":"2015-05-20","order":2,"name":"published","label":"Published","group":{"name":"publication_history","label":"Publication History"}}]}}