{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,6,19]],"date-time":"2025-06-19T04:17:43Z","timestamp":1750306663525,"version":"3.41.0"},"publisher-location":"New York, NY, USA","reference-count":17,"publisher":"ACM","license":[{"start":{"date-parts":[[2015,5,20]],"date-time":"2015-05-20T00:00:00Z","timestamp":1432080000000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/www.acm.org\/publications\/policies\/copyright_policy#Background"}],"funder":[{"DOI":"10.13039\/100000028","name":"Semiconductor Research Corporation","doi-asserted-by":"publisher","award":["2013-TJ-2449, 2013-TJ-2450"],"award-info":[{"award-number":["2013-TJ-2449, 2013-TJ-2450"]}],"id":[{"id":"10.13039\/100000028","id-type":"DOI","asserted-by":"publisher"}]}],"content-domain":{"domain":["dl.acm.org"],"crossmark-restriction":true},"short-container-title":[],"published-print":{"date-parts":[[2015,5,20]]},"DOI":"10.1145\/2742060.2742095","type":"proceedings-article","created":{"date-parts":[[2015,5,19]],"date-time":"2015-05-19T13:49:03Z","timestamp":1432043343000},"page":"301-306","update-policy":"https:\/\/doi.org\/10.1145\/crossmark-policy","source":"Crossref","is-referenced-by-count":4,"title":["A Novel Static D-Flip-Flop Topology for Low Swing Clocking"],"prefix":"10.1145","author":[{"given":"Mallika","family":"Rathore","sequence":"first","affiliation":[{"name":"Marvell Semiconductor, Boise, ID, USA"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Weicheng","family":"Liu","sequence":"additional","affiliation":[{"name":"Stony Brook University, Stony Brook, NY, USA"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Emre","family":"Salman","sequence":"additional","affiliation":[{"name":"Stony Brook University, Stony Brook, NY, USA"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Can","family":"Sitik","sequence":"additional","affiliation":[{"name":"Drexel University, Philadelphia, PA, USA"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Baris","family":"Taskin","sequence":"additional","affiliation":[{"name":"Drexel University, Philadelphia, PA, USA"}],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"320","published-online":{"date-parts":[[2015,5,20]]},"reference":[{"key":"e_1_3_2_1_1_1","volume-title":"High Performance Integrated Circuit Design","author":"Salman E.","year":"2012","unstructured":"E. Salman and E. G. Friedman , High Performance Integrated Circuit Design . McGraw-Hill , 2012 . E. Salman and E. G. Friedman, High Performance Integrated Circuit Design. McGraw-Hill, 2012."},{"key":"e_1_3_2_1_2_1","doi-asserted-by":"publisher","DOI":"10.1109\/4.604077"},{"key":"e_1_3_2_1_3_1","doi-asserted-by":"publisher","DOI":"10.1109\/92.645070"},{"key":"e_1_3_2_1_4_1","doi-asserted-by":"publisher","DOI":"10.1109\/JPROC.2009.2034764"},{"key":"e_1_3_2_1_5_1","doi-asserted-by":"publisher","DOI":"10.1109\/JPROC.2009.2035451"},{"key":"e_1_3_2_1_6_1","doi-asserted-by":"publisher","DOI":"10.1109\/92.845893"},{"key":"e_1_3_2_1_7_1","article-title":"FinFET-Based Low Swing Clocking","author":"Sitik C.","unstructured":"C. Sitik , E. Salman , L. Filippini , S. J. Yoon , and B. Taskin , \" FinFET-Based Low Swing Clocking ,\" ACM Journal on Emerging Technologies in Computing Systems, in press. C. Sitik, E. Salman, L. Filippini, S. J. Yoon, and B. Taskin, \"FinFET-Based Low Swing Clocking,\" ACM Journal on Emerging Technologies in Computing Systems, in press.","journal-title":"ACM Journal on Emerging Technologies in Computing Systems, in press."},{"key":"e_1_3_2_1_8_1","doi-asserted-by":"publisher","DOI":"10.1109\/ISVLSI.2014.53"},{"key":"e_1_3_2_1_9_1","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2002.1043334"},{"key":"e_1_3_2_1_10_1","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2004.826204"},{"key":"e_1_3_2_1_11_1","first-page":"142","article-title":"A low clock swing, power saving and generic technology based D flip-flop with single power supply","author":"Jianjun Z.","year":"2007","unstructured":"Z. Jianjun and S. Yihe , \" A low clock swing, power saving and generic technology based D flip-flop with single power supply ,\" IEEE International Conference on ASIC , pp. 142 -- 144 , October 2007 . Z. Jianjun and S. Yihe, \"A low clock swing, power saving and generic technology based D flip-flop with single power supply,\" IEEE International Conference on ASIC, pp. 142--144, October 2007.","journal-title":"IEEE International Conference on ASIC"},{"key":"e_1_3_2_1_12_1","doi-asserted-by":"publisher","DOI":"10.1109\/4.668997"},{"key":"e_1_3_2_1_13_1","first-page":"129","article-title":"A new reduced clock-swing flip-flop: NAND-type keeper flip-flop (NDKFF)","author":"Tokumasu M.","year":"2002","unstructured":"M. Tokumasu , , \" A new reduced clock-swing flip-flop: NAND-type keeper flip-flop (NDKFF) ,\" Proceedings of the IEEE Custom Integrated Circuits Conference , pp. 129 -- 132 , 2002 . M. Tokumasu, et al., \"A new reduced clock-swing flip-flop: NAND-type keeper flip-flop (NDKFF),\" Proceedings of the IEEE Custom Integrated Circuits Conference, pp. 129--132, 2002.","journal-title":"Proceedings of the IEEE Custom Integrated Circuits Conference"},{"key":"e_1_3_2_1_14_1","first-page":"190","article-title":"Half VDD Clock-Swing Flip-Flop with Reduced Contention for up to 60% Power Saving in Clock Distribution","author":"Levacq D.","year":"2007","unstructured":"D. Levacq , , \" Half VDD Clock-Swing Flip-Flop with Reduced Contention for up to 60% Power Saving in Clock Distribution ,\" Proceedings of the IEEE European Solid State Circuits Conference , pp. 190 -- 193 , 2007 . D. Levacq, et al., \"Half VDD Clock-Swing Flip-Flop with Reduced Contention for up to 60% Power Saving in Clock Distribution,\" Proceedings of the IEEE European Solid State Circuits Conference, pp. 190--193, 2007.","journal-title":"Proceedings of the IEEE European Solid State Circuits Conference"},{"key":"e_1_3_2_1_15_1","unstructured":"Cadence. Spectre. http:\/\/www.cadence.com.  Cadence. Spectre. http:\/\/www.cadence.com."},{"key":"e_1_3_2_1_16_1","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2006.885834"},{"key":"e_1_3_2_1_17_1","doi-asserted-by":"publisher","DOI":"10.1145\/1142155.1142158"}],"event":{"name":"GLSVLSI '15: Great Lakes Symposium on VLSI 2015","sponsor":["SIGDA ACM Special Interest Group on Design Automation","IEEE CEDA","IEEE CASS"],"location":"Pittsburgh Pennsylvania USA","acronym":"GLSVLSI '15"},"container-title":["Proceedings of the 25th edition on Great Lakes Symposium on VLSI"],"original-title":[],"link":[{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/2742060.2742095","content-type":"unspecified","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/dl.acm.org\/doi\/pdf\/10.1145\/2742060.2742095","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,6,18]],"date-time":"2025-06-18T07:00:32Z","timestamp":1750230032000},"score":1,"resource":{"primary":{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/2742060.2742095"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2015,5,20]]},"references-count":17,"alternative-id":["10.1145\/2742060.2742095","10.1145\/2742060"],"URL":"https:\/\/doi.org\/10.1145\/2742060.2742095","relation":{},"subject":[],"published":{"date-parts":[[2015,5,20]]},"assertion":[{"value":"2015-05-20","order":2,"name":"published","label":"Published","group":{"name":"publication_history","label":"Publication History"}}]}}