{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,3,16]],"date-time":"2026-03-16T15:43:34Z","timestamp":1773675814285,"version":"3.50.1"},"publisher-location":"New York, NY, USA","reference-count":16,"publisher":"ACM","license":[{"start":{"date-parts":[[2015,5,20]],"date-time":"2015-05-20T00:00:00Z","timestamp":1432080000000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/www.acm.org\/publications\/policies\/copyright_policy#Background"}],"content-domain":{"domain":["dl.acm.org"],"crossmark-restriction":true},"short-container-title":[],"published-print":{"date-parts":[[2015,5,20]]},"DOI":"10.1145\/2742060.2742098","type":"proceedings-article","created":{"date-parts":[[2015,5,19]],"date-time":"2015-05-19T13:49:03Z","timestamp":1432043343000},"page":"39-44","update-policy":"https:\/\/doi.org\/10.1145\/crossmark-policy","source":"Crossref","is-referenced-by-count":5,"title":["Exploiting the Expressive Power of Graphene Reconfigurable Gates via Post-Synthesis Optimization"],"prefix":"10.1145","author":[{"given":"Sandeep","family":"Miryala","sequence":"first","affiliation":[{"name":"Politecnico di Torino, Torino, Italy"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Valerio","family":"Tenace","sequence":"additional","affiliation":[{"name":"Politecnico di Torino, Torino, Italy"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Andrea","family":"Calimera","sequence":"additional","affiliation":[{"name":"Politecnico di Torino, Torino, Italy"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Enrico","family":"Macii","sequence":"additional","affiliation":[{"name":"Politecnico di Torino, Torino, Italy"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Massimo","family":"Poncino","sequence":"additional","affiliation":[{"name":"Politecnico di Torino, Torino, Italy"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Luca","family":"Amar\u00fa","sequence":"additional","affiliation":[{"name":"\u00c9cole Polytechnique F\u00e9d\u00e9rale de Lausanne, Lausanne, Switzerland"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Giovanni","family":"De Micheli","sequence":"additional","affiliation":[{"name":"\u00c9cole Polytechnique F\u00e9d\u00e9rale de Lausanne, Lausanne, Switzerland"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Pierre-Emmanuel","family":"Gaillardon","sequence":"additional","affiliation":[{"name":"\u00c9cole Polytechnique F\u00e9d\u00e9rale de Lausanne, Lausanne, Switzerland"}],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"320","published-online":{"date-parts":[[2015,5,20]]},"reference":[{"key":"e_1_3_2_1_1_1","doi-asserted-by":"publisher","DOI":"10.1038\/nmat1849"},{"key":"e_1_3_2_1_2_1","first-page":"21","article-title":"Fabrication of graphene devices, issues and prospects","volume":"01","author":"Deligeorgis G.","year":"2010","unstructured":"G. Deligeorgis , G. Konstantinidis , M. Dragoman , and R. Plana , \" Fabrication of graphene devices, issues and prospects ,\" in CAS Conference , vol. 01 , pp. 21 -- 25 , Oct. 2010 . G. Deligeorgis, G. Konstantinidis, M. Dragoman, and R. Plana, \"Fabrication of graphene devices, issues and prospects,\" in CAS Conference, vol. 01, pp. 21--25, Oct. 2010.","journal-title":"CAS Conference"},{"key":"e_1_3_2_1_3_1","doi-asserted-by":"publisher","DOI":"10.1021\/jp040650f"},{"key":"e_1_3_2_1_4_1","doi-asserted-by":"publisher","DOI":"10.1109\/TED.2009.2024254"},{"key":"e_1_3_2_1_5_1","doi-asserted-by":"publisher","DOI":"10.1103\/PhysRevLett.98.206805"},{"key":"e_1_3_2_1_6_1","doi-asserted-by":"publisher","DOI":"10.1126\/science.1138020"},{"key":"e_1_3_2_1_7_1","doi-asserted-by":"publisher","DOI":"10.1145\/1837274.1837496"},{"key":"e_1_3_2_1_8_1","first-page":"877","volume-title":"A Verilog-A model for reconfigurable logic gates based on graphene pn-junctions,\" in DATE Conference","author":"Miryala S.","year":"2013","unstructured":"S. Miryala , M. Montazeri , A. Calimera , E. Macii , and M. Poncino , \" A Verilog-A model for reconfigurable logic gates based on graphene pn-junctions,\" in DATE Conference , pp. 877 -- 880 , March 2013 . S. Miryala, M. Montazeri, A. Calimera, E. Macii, and M. Poncino, \"A Verilog-A model for reconfigurable logic gates based on graphene pn-junctions,\" in DATE Conference, pp. 877--880, March 2013."},{"key":"e_1_3_2_1_9_1","first-page":"1","volume-title":"Automation and Test in Europe","author":"Tenace V.","year":"2014","unstructured":"V. Tenace , A. Calimera , E. Macii , and M. Poncino , \" Pass-xnor logic: A new logic style for pn-junction based graphene circuits,\" in DATE'14: ACM\/IEEE Design , Automation and Test in Europe , pp. 1 -- 4 , Mar. 2014 . V. Tenace, A. Calimera, E. Macii, and M. Poncino, \"Pass-xnor logic: A new logic style for pn-junction based graphene circuits,\" in DATE'14: ACM\/IEEE Design, Automation and Test in Europe, pp. 1--4, Mar. 2014."},{"key":"e_1_3_2_1_10_1","doi-asserted-by":"publisher","DOI":"10.1145\/2483028.2483099"},{"key":"e_1_3_2_1_11_1","first-page":"223","volume-title":"Power modeling and characterization of graphene-based logic gates,\" in PATMOS International Workshop","author":"Miryala S.","year":"2013","unstructured":"S. Miryala , A. Calimera , E. Macii , and M. Poncino , \" Power modeling and characterization of graphene-based logic gates,\" in PATMOS International Workshop , pp. 223 -- 226 , Sept 2013 . S. Miryala, A. Calimera, E. Macii, and M. Poncino, \"Power modeling and characterization of graphene-based logic gates,\" in PATMOS International Workshop, pp. 223--226, Sept 2013."},{"key":"e_1_3_2_1_12_1","first-page":"21","volume-title":"Exploration of different implementation styles for graphene-based reconfigurable gates,\" in ICICDT Conference","author":"Miryala S.","year":"2013","unstructured":"S. Miryala , A. Calimera , M. Poncino , and E. Macii , \" Exploration of different implementation styles for graphene-based reconfigurable gates,\" in ICICDT Conference , pp. 21 -- 24 , May 2013 . S. Miryala, A. Calimera, M. Poncino, and E. Macii, \"Exploration of different implementation styles for graphene-based reconfigurable gates,\" in ICICDT Conference, pp. 21--24, May 2013."},{"key":"e_1_3_2_1_13_1","first-page":"1014","volume-title":"A novel canonical BDD for logic synthesis targeting XOR-rich circuits,\" in DATE Conference Exhibition","author":"Amaru L.","year":"2013","unstructured":"L. Amaru , P.-E. Gaillardon , and G. De Micheli , \"Biconditional BDD : A novel canonical BDD for logic synthesis targeting XOR-rich circuits,\" in DATE Conference Exhibition , pp. 1014 -- 1017 , March 2013 . L. Amaru, P.-E. Gaillardon, and G. De Micheli, \"Biconditional BDD: A novel canonical BDD for logic synthesis targeting XOR-rich circuits,\" in DATE Conference Exhibition, pp. 1014--1017, March 2013."},{"key":"e_1_3_2_1_14_1","first-page":"625","volume-title":"Timing analysis of combinational circuits using adds,\" in EDAC'94: European Design and Test Conference","author":"Bahar R. I.","year":"1994","unstructured":"R. I. Bahar , H. Cho , G. D. Hachtel , E. Macii , and F. Somenzi , \" Timing analysis of combinational circuits using adds,\" in EDAC'94: European Design and Test Conference , pp. 625 -- 629 , 1994 . R. I. Bahar, H. Cho, G. D. Hachtel, E. Macii, and F. Somenzi, \"Timing analysis of combinational circuits using adds,\" in EDAC'94: European Design and Test Conference, pp. 625--629, 1994."},{"key":"e_1_3_2_1_15_1","volume-title":"Graphene: The ultimate switch,\" IEEE Spectrum","author":"Sung C.-Y.","year":"2012","unstructured":"C.-Y. Sung and J. U. Lee , \" Graphene: The ultimate switch,\" IEEE Spectrum , 2012 . C.-Y. Sung and J. U. Lee, \"Graphene: The ultimate switch,\" IEEE Spectrum, 2012."},{"key":"e_1_3_2_1_16_1","doi-asserted-by":"publisher","DOI":"10.1126\/science.1102896"}],"event":{"name":"GLSVLSI '15: Great Lakes Symposium on VLSI 2015","location":"Pittsburgh Pennsylvania USA","acronym":"GLSVLSI '15","sponsor":["SIGDA ACM Special Interest Group on Design Automation","IEEE CEDA","IEEE CASS"]},"container-title":["Proceedings of the 25th edition on Great Lakes Symposium on VLSI"],"original-title":[],"link":[{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/2742060.2742098","content-type":"unspecified","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/dl.acm.org\/doi\/pdf\/10.1145\/2742060.2742098","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,6,18]],"date-time":"2025-06-18T07:00:32Z","timestamp":1750230032000},"score":1,"resource":{"primary":{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/2742060.2742098"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2015,5,20]]},"references-count":16,"alternative-id":["10.1145\/2742060.2742098","10.1145\/2742060"],"URL":"https:\/\/doi.org\/10.1145\/2742060.2742098","relation":{},"subject":[],"published":{"date-parts":[[2015,5,20]]},"assertion":[{"value":"2015-05-20","order":2,"name":"published","label":"Published","group":{"name":"publication_history","label":"Publication History"}}]}}