{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,6,19]],"date-time":"2025-06-19T04:17:43Z","timestamp":1750306663340,"version":"3.41.0"},"publisher-location":"New York, NY, USA","reference-count":21,"publisher":"ACM","license":[{"start":{"date-parts":[[2015,5,20]],"date-time":"2015-05-20T00:00:00Z","timestamp":1432080000000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/www.acm.org\/publications\/policies\/copyright_policy#Background"}],"content-domain":{"domain":["dl.acm.org"],"crossmark-restriction":true},"short-container-title":[],"published-print":{"date-parts":[[2015,5,20]]},"DOI":"10.1145\/2742060.2742104","type":"proceedings-article","created":{"date-parts":[[2015,5,19]],"date-time":"2015-05-19T13:49:03Z","timestamp":1432043343000},"page":"95-98","update-policy":"https:\/\/doi.org\/10.1145\/crossmark-policy","source":"Crossref","is-referenced-by-count":2,"title":["Dataline Isolated Differential Current Feed\/Mode Sense Amplifier for Small I\n            <sub>cell<\/sub>\n            SRAM Using FinFET"],"prefix":"10.1145","author":[{"given":"Bhupendra Singh","family":"Reniwal","sequence":"first","affiliation":[{"name":"Indian Institute of Technology Indore, Indore, India"}]},{"given":"Vikas","family":"Vijayvargiya","sequence":"additional","affiliation":[{"name":"Indian Institute of Technology Indore, Indore, India"}]},{"given":"Pooran","family":"Singh","sequence":"additional","affiliation":[{"name":"Indian Institute of Technology Indore, Indore, India"}]},{"given":"Santosh Kumar","family":"Vishvakarma","sequence":"additional","affiliation":[{"name":"Indian Institute of Technology Indore, Indore, India"}]},{"given":"Devesh","family":"Dwivedi","sequence":"additional","affiliation":[{"name":"IBM Bangalore, India, Bangalore, India"}]}],"member":"320","published-online":{"date-parts":[[2015,5,20]]},"reference":[{"key":"e_1_3_2_1_1_1","first-page":"434","volume-title":"Solid-State Circuits Conf. (ISSCC) Dig. Tech. Papers","author":"Chang M.-F.","year":"2012","unstructured":"M.-F. Chang A 0.5 V 4 Mb logic-process compatible embedded resistive RAM (ReRAM) in 65 nm CMOS using low voltage current mode sensing scheme with 45 ns random read time,\" in IEEE Int . Solid-State Circuits Conf. (ISSCC) Dig. Tech. Papers , 2012 , pp. 434 -- 435 . M.-F. Chang et al., \"A 0.5 V 4 Mb logic-process compatible embedded resistive RAM (ReRAM) in 65 nm CMOS using low voltage current mode sensing scheme with 45 ns random read time,\" in IEEE Int. Solid-State Circuits Conf. (ISSCC) Dig. Tech. Papers, 2012, pp. 434--435."},{"key":"e_1_3_2_1_2_1","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2011.2156435"},{"key":"e_1_3_2_1_3_1","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2013.2280310"},{"key":"e_1_3_2_1_4_1","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2013.2274888"},{"key":"e_1_3_2_1_5_1","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2012.2185180"},{"key":"e_1_3_2_1_6_1","first-page":"260","volume-title":"Solid-State Circuits Conf. (ISSCC) Dig. Tech. Papers","author":"Chevallier C. J.","year":"2010","unstructured":"C. J. Chevallier A 0.13 m 64 Mb multi-layered conductive metal-oxide memory,\" in IEEE Int . Solid-State Circuits Conf. (ISSCC) Dig. Tech. Papers , 2010 , pp. 260 -- 261 . C. J. Chevallier et al., \"A 0.13 m 64 Mb multi-layered conductive metal-oxide memory,\" in IEEE Int. Solid-State Circuits Conf. (ISSCC) Dig. Tech. Papers, 2010, pp. 260--261."},{"key":"e_1_3_2_1_7_1","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2008.2006439"},{"key":"e_1_3_2_1_8_1","doi-asserted-by":"publisher","DOI":"10.1109\/TCSII.2008.2001965"},{"key":"e_1_3_2_1_9_1","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2009.2039949"},{"key":"e_1_3_2_1_10_1","doi-asserted-by":"publisher","DOI":"10.1109\/4.962297"},{"key":"e_1_3_2_1_11_1","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2004.840985"},{"key":"e_1_3_2_1_12_1","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2009.2013763"},{"key":"e_1_3_2_1_13_1","doi-asserted-by":"publisher","DOI":"10.1109\/4.75050"},{"key":"e_1_3_2_1_14_1","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2005.863743"},{"issue":"12","key":"e_1_3_2_1_15_1","first-page":"1031","article-title":"Variability Analysis of Sense Amplifier for FinFET Subthreshold SRAM Applications","volume":"59","author":"Fan M.-L.","year":"2008","unstructured":"M.-L. Fan , V. P.H Hu , Y.-N. Chen , P. Su and C.T. Chuang , \" Variability Analysis of Sense Amplifier for FinFET Subthreshold SRAM Applications ,\" IEEE Trans. Circuits Syst. II, Exp. Briefs , vol. 59 , no. 12 , pp. 1031 -- 1035 , December . 2008 . M.-L. Fan, V. P.H Hu, Y.-N. Chen, P. Su and C.T. Chuang, \"Variability Analysis of Sense Amplifier for FinFET Subthreshold SRAM Applications,\" IEEE Trans. Circuits Syst. II, Exp. Briefs, vol. 59, no. 12, pp. 1031--1035, December. 2008.","journal-title":"IEEE Trans. Circuits Syst. II, Exp. Briefs"},{"key":"e_1_3_2_1_16_1","first-page":"471","volume-title":"IEEE Asia Pacific Conference on Circuits and Systems (APCCAS)","author":"Tsai J.-H.","year":"2012","unstructured":"M.-Fu Tsai1, J.-H. Tsai , M.-L. Fan , P. Su and C.-T. Chuang , \"Variation Tolerant CLSAs for Nanoscale Bulk- CMOS and FinFET SRAM,\" in IEEE Asia Pacific Conference on Circuits and Systems (APCCAS) , 2012 . pp. 471 -- 474 . M.-Fu Tsai1, J.-H. Tsai, M.-L. Fan, P. Su and C.-T. Chuang, \"Variation Tolerant CLSAs for Nanoscale Bulk-CMOS and FinFET SRAM,\" in IEEE Asia Pacific Conference on Circuits and Systems (APCCAS), 2012. pp. 471--474."},{"key":"e_1_3_2_1_17_1","doi-asserted-by":"publisher","DOI":"10.1016\/j.microrel.2010.11.006"},{"key":"e_1_3_2_1_18_1","volume-title":"UFDG MOSFET Model User Guide (Linux Version)","author":"SOI Group of University of Florida","year":"2003","unstructured":"SOI Group of University of Florida , UFDG MOSFET Model User Guide (Linux Version) , 2003 . http:\/\/www.soi.tec.ufl.edu. SOI Group of University of Florida, UFDG MOSFET Model User Guide (Linux Version), 2003. http:\/\/www.soi.tec.ufl.edu."},{"key":"e_1_3_2_1_19_1","first-page":"3201","volume-title":"Proc. IEEE ISCAS","author":"Alioto M.","year":"2010","unstructured":"M. Alioto , \"Analysis of Layout Density in Fin FET Standard Cells and Impact of Fin Technology,\" in Proc. IEEE ISCAS , May . 2010 , pp. 3201 -- 3207 . M. Alioto, \"Analysis of Layout Density in FinFET Standard Cells and Impact of Fin Technology,\" in Proc. IEEE ISCAS, May. 2010, pp. 3201--3207."},{"key":"e_1_3_2_1_20_1","first-page":"3201","volume-title":"Proc. IEEE ISCAS","author":"Alioto M.","year":"2010","unstructured":"M. Alioto , \"Analysis of Layout Density in Fin FET Standard Cells and Impact of Fin Technology,\" in Proc. IEEE ISCAS , May . 2010 , pp. 3201 -- 3207 . M. Alioto, \"Analysis of Layout Density in FinFET Standard Cells and Impact of Fin Technology,\" in Proc. IEEE ISCAS, May. 2010, pp. 3201--3207."},{"key":"e_1_3_2_1_21_1","first-page":"1","article-title":"Design Technology Co optimization for N10","author":"Ryckaert J.","year":"2014","unstructured":"J. Ryckaert , , \" Design Technology Co optimization for N10 ,\" in Proc. IEEE CICC , Sep. 2014 , pp. 1 -- 8 . J. Ryckaert et al, , \" Design Technology Co optimization for N10,\" in Proc. IEEE CICC, Sep. 2014, pp. 1--8.","journal-title":"Proc. IEEE"}],"event":{"name":"GLSVLSI '15: Great Lakes Symposium on VLSI 2015","sponsor":["SIGDA ACM Special Interest Group on Design Automation","IEEE CEDA","IEEE CASS"],"location":"Pittsburgh Pennsylvania USA","acronym":"GLSVLSI '15"},"container-title":["Proceedings of the 25th edition on Great Lakes Symposium on VLSI"],"original-title":[],"link":[{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/2742060.2742104","content-type":"unspecified","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/dl.acm.org\/doi\/pdf\/10.1145\/2742060.2742104","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,6,18]],"date-time":"2025-06-18T07:00:32Z","timestamp":1750230032000},"score":1,"resource":{"primary":{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/2742060.2742104"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2015,5,20]]},"references-count":21,"alternative-id":["10.1145\/2742060.2742104","10.1145\/2742060"],"URL":"https:\/\/doi.org\/10.1145\/2742060.2742104","relation":{},"subject":[],"published":{"date-parts":[[2015,5,20]]},"assertion":[{"value":"2015-05-20","order":2,"name":"published","label":"Published","group":{"name":"publication_history","label":"Publication History"}}]}}