{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,4,25]],"date-time":"2026-04-25T21:52:07Z","timestamp":1777153927024,"version":"3.51.4"},"publisher-location":"New York, NY, USA","reference-count":28,"publisher":"ACM","license":[{"start":{"date-parts":[[2015,5,20]],"date-time":"2015-05-20T00:00:00Z","timestamp":1432080000000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/www.acm.org\/publications\/policies\/copyright_policy#Background"}],"funder":[{"DOI":"10.13039\/100000001","name":"National Science Foundation","doi-asserted-by":"publisher","award":["1217738"],"award-info":[{"award-number":["1217738"]}],"id":[{"id":"10.13039\/100000001","id-type":"DOI","asserted-by":"publisher"}]}],"content-domain":{"domain":["dl.acm.org"],"crossmark-restriction":true},"short-container-title":[],"published-print":{"date-parts":[[2015,5,20]]},"DOI":"10.1145\/2742060.2742110","type":"proceedings-article","created":{"date-parts":[[2015,5,19]],"date-time":"2015-05-19T13:49:03Z","timestamp":1432043343000},"page":"221-224","update-policy":"https:\/\/doi.org\/10.1145\/crossmark-policy","source":"Crossref","is-referenced-by-count":30,"title":["Flip-Mirror-Rotate"],"prefix":"10.1145","author":[{"given":"Poovaiah M.","family":"Palangappa","sequence":"first","affiliation":[{"name":"University of Pittsburgh, Pittsburgh, PA, USA"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Kartik","family":"Mohanram","sequence":"additional","affiliation":[{"name":"University of Pittsburgh, Pittsburgh, PA, USA"}],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"320","published-online":{"date-parts":[[2015,5,20]]},"reference":[{"key":"e_1_3_2_1_1_1","doi-asserted-by":"publisher","DOI":"10.1145\/1555754.1555758"},{"key":"e_1_3_2_1_2_1","volume-title":"Intl. Electron Devices Meeting","author":"Baek I.","year":"2004","unstructured":"I. Baek scalable nonvolatile resistive memory using simple binary oxide driven by asymmetric unipolar voltage pulses,\" in Proc . Intl. Electron Devices Meeting , 2004 . I. Baek et al., \"Highly scalable nonvolatile resistive memory using simple binary oxide driven by asymmetric unipolar voltage pulses,\" in Proc. Intl. Electron Devices Meeting, 2004."},{"key":"e_1_3_2_1_3_1","volume-title":"Intl. Symp. Perf. Analysis Systems and Software","author":"Kultursay E.","year":"2013","unstructured":"E. Kultursay STT-RAM as an energy-efficient main memory alternative,\" in Proc . Intl. Symp. Perf. Analysis Systems and Software , 2013 . E. Kultursay et al., \"Evaluating STT-RAM as an energy-efficient main memory alternative,\" in Proc. Intl. Symp. Perf. Analysis Systems and Software, 2013."},{"key":"e_1_3_2_1_4_1","unstructured":"\"International technology roadmap for semiconductors \" 2011.  \"International technology roadmap for semiconductors \" 2011."},{"key":"e_1_3_2_1_5_1","volume-title":"Automation and Test in Europe Conference","author":"Li J.","year":"2014","unstructured":"J. Li and K. Mohanram , \" Write-once-memory-code phase change memory,\" in Proc. Design , Automation and Test in Europe Conference , 2014 . J. Li and K. Mohanram, \"Write-once-memory-code phase change memory,\" in Proc. Design, Automation and Test in Europe Conference, 2014."},{"key":"e_1_3_2_1_6_1","volume-title":"Intl. Symp. High Performance Computer Architecture","author":"Qureshi M. K.","year":"2010","unstructured":"M. K. Qureshi read performance of phase change memories via write cancellation and write pausing,\" in Proc . Intl. Symp. High Performance Computer Architecture , 2010 . M. K. Qureshi et al., \"Improving read performance of phase change memories via write cancellation and write pausing,\" in Proc. Intl. Symp. High Performance Computer Architecture, 2010."},{"key":"e_1_3_2_1_7_1","volume-title":"Intl. Symp. Computer Architecture","author":"Qureshi M. K.","year":"2012","unstructured":"M. K. Qureshi : Improving performance of phase change memories by exploiting asymmetry in write time,\" in Proc . Intl. Symp. Computer Architecture , 2012 . M. K. Qureshi et al., \"PreSET: Improving performance of phase change memories by exploiting asymmetry in write time,\" in Proc. Intl. Symp. Computer Architecture, 2012."},{"key":"e_1_3_2_1_8_1","doi-asserted-by":"publisher","DOI":"10.1145\/2228360.2228520"},{"key":"e_1_3_2_1_9_1","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2011.2165974"},{"key":"e_1_3_2_1_10_1","doi-asserted-by":"publisher","DOI":"10.1145\/1669112.1669117"},{"key":"e_1_3_2_1_11_1","doi-asserted-by":"publisher","DOI":"10.1109\/ICPADS.2012.90"},{"key":"e_1_3_2_1_12_1","doi-asserted-by":"publisher","DOI":"10.1109\/MM.2010.101"},{"key":"e_1_3_2_1_13_1","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.2012.6169027"},{"key":"e_1_3_2_1_14_1","doi-asserted-by":"publisher","DOI":"10.1109\/MASCOTS.2012.39"},{"key":"e_1_3_2_1_15_1","doi-asserted-by":"publisher","DOI":"10.1145\/1669112.1669157"},{"key":"e_1_3_2_1_16_1","doi-asserted-by":"publisher","DOI":"10.1145\/2770287.2770300"},{"key":"e_1_3_2_1_17_1","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.2013.6522326"},{"key":"e_1_3_2_1_18_1","volume-title":"A 0.1-\u03bcm 1.8-V 256-Mb phase-change random access memory (PRAM) with 66-mhz sysnchronous burst-read operation,\" IEEE Journal of Solid-state Circuits","author":"Kang S.","year":"2007","unstructured":"S. Kang , \" A 0.1-\u03bcm 1.8-V 256-Mb phase-change random access memory (PRAM) with 66-mhz sysnchronous burst-read operation,\" IEEE Journal of Solid-state Circuits , 2007 . S. Kang et al., \"A 0.1-\u03bcm 1.8-V 256-Mb phase-change random access memory (PRAM) with 66-mhz sysnchronous burst-read operation,\" IEEE Journal of Solid-state Circuits, 2007."},{"key":"e_1_3_2_1_19_1","volume-title":"Proc. Intl. Solid-state Circuits Conference","author":"Song I.","year":"2012","unstructured":"I. Song A 20nm 1.8V 8GB PRAM with 40MB\/s program bandwidth,\" in Proc. Intl. Solid-state Circuits Conference , 2012 . I. Song et al., \"A 20nm 1.8V 8GB PRAM with 40MB\/s program bandwidth,\" in Proc. Intl. Solid-state Circuits Conference, 2012."},{"key":"e_1_3_2_1_20_1","doi-asserted-by":"publisher","DOI":"10.1145\/2228360.2228406"},{"key":"e_1_3_2_1_21_1","doi-asserted-by":"publisher","DOI":"10.1145\/2463209.2488867"},{"key":"e_1_3_2_1_22_1","volume-title":"Metal Oxide RRAM,\" Proceedings of the IEEE","year":"2012","unstructured":"Wong , \" Metal Oxide RRAM,\" Proceedings of the IEEE , 2012 . Wong et al., \"Metal Oxide RRAM,\" Proceedings of the IEEE, 2012."},{"key":"e_1_3_2_1_23_1","volume-title":"Univerity of Wisconsin-Madison","author":"Alameldeen A.","year":"2004","unstructured":"A. Alameldeen and D. Wood , \" Frequent pattern compression: A significance-based compression scheme for L2 caches,\" tech. rep ., Univerity of Wisconsin-Madison , 2004 . A. Alameldeen and D. Wood, \"Frequent pattern compression: A significance-based compression scheme for L2 caches,\" tech. rep., Univerity of Wisconsin-Madison, 2004."},{"key":"e_1_3_2_1_24_1","volume-title":"Intl. Symp. Circuits and Systems","author":"Yang B.-D.","year":"2007","unstructured":"B.-D. Yang low power phase-change random access memory using a data-comparison write scheme,\" in Proc . Intl. Symp. Circuits and Systems , 2007 . B.-D. Yang et al., \"A low power phase-change random access memory using a data-comparison write scheme,\" in Proc. Intl. Symp. Circuits and Systems, 2007."},{"key":"e_1_3_2_1_25_1","volume-title":"CPU2006","year":"2006","unstructured":"\"SPEC CPU2006 ,\" 2006 . \"SPEC CPU2006,\" 2006."},{"key":"e_1_3_2_1_26_1","doi-asserted-by":"publisher","DOI":"10.1145\/1065010.1065034"},{"key":"e_1_3_2_1_27_1","doi-asserted-by":"publisher","DOI":"10.1109\/L-CA.2011.4"},{"key":"e_1_3_2_1_28_1","doi-asserted-by":"publisher","DOI":"10.1109\/IGCC.2011.6008569"}],"event":{"name":"GLSVLSI '15: Great Lakes Symposium on VLSI 2015","location":"Pittsburgh Pennsylvania USA","acronym":"GLSVLSI '15","sponsor":["SIGDA ACM Special Interest Group on Design Automation","IEEE CEDA","IEEE CASS"]},"container-title":["Proceedings of the 25th edition on Great Lakes Symposium on VLSI"],"original-title":[],"link":[{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/2742060.2742110","content-type":"unspecified","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/dl.acm.org\/doi\/pdf\/10.1145\/2742060.2742110","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,6,18]],"date-time":"2025-06-18T07:00:32Z","timestamp":1750230032000},"score":1,"resource":{"primary":{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/2742060.2742110"}},"subtitle":["An Architecture for Bit-write Reduction and Wear Leveling in Non-volatile Memories"],"short-title":[],"issued":{"date-parts":[[2015,5,20]]},"references-count":28,"alternative-id":["10.1145\/2742060.2742110","10.1145\/2742060"],"URL":"https:\/\/doi.org\/10.1145\/2742060.2742110","relation":{},"subject":[],"published":{"date-parts":[[2015,5,20]]},"assertion":[{"value":"2015-05-20","order":2,"name":"published","label":"Published","group":{"name":"publication_history","label":"Publication History"}}]}}