{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,6,19]],"date-time":"2025-06-19T04:17:43Z","timestamp":1750306663204,"version":"3.41.0"},"publisher-location":"New York, NY, USA","reference-count":18,"publisher":"ACM","license":[{"start":{"date-parts":[[2015,5,20]],"date-time":"2015-05-20T00:00:00Z","timestamp":1432080000000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/www.acm.org\/publications\/policies\/copyright_policy#Background"}],"funder":[{"name":"Fonds de recherche Nature et technologies du Qu\"bec (FRQNT)"},{"name":"US National Science Foundation (NSF)","award":["MCDA-0903471"],"award-info":[{"award-number":["MCDA-0903471"]}]},{"name":"C-FAR a Semiconductor Research Corporation STARnet Center"}],"content-domain":{"domain":["dl.acm.org"],"crossmark-restriction":true},"short-container-title":[],"published-print":{"date-parts":[[2015,5,20]]},"DOI":"10.1145\/2742060.2742112","type":"proceedings-article","created":{"date-parts":[[2015,5,19]],"date-time":"2015-05-19T13:49:03Z","timestamp":1432043343000},"page":"237-240","update-policy":"https:\/\/doi.org\/10.1145\/crossmark-policy","source":"Crossref","is-referenced-by-count":4,"title":["Yield-aware Performance-Cost Characterization for Multi-Core SIMT"],"prefix":"10.1145","author":[{"given":"Seyyed Hasan","family":"Mozafari","sequence":"first","affiliation":[{"name":"McGill University, Montr\u00e9al, PQ, Canada"}]},{"given":"Brett H.","family":"Meyer","sequence":"additional","affiliation":[{"name":"McGill University, Montr\u00e9al, PQ, Canada"}]},{"given":"Kevin","family":"Skadron","sequence":"additional","affiliation":[{"name":"University of Virginia, Charlottesville, VA, USA"}]}],"member":"320","published-online":{"date-parts":[[2015,5,20]]},"reference":[{"key":"e_1_3_2_1_1_1","doi-asserted-by":"publisher","DOI":"10.1109\/IPDPS.2012.20"},{"key":"e_1_3_2_1_2_1","doi-asserted-by":"publisher","DOI":"10.1109\/ISCA.2006.37"},{"volume-title":"A novel reconfigurable processor using dynamically partitioned simd for multimedia applications,\" ETRI","author":"Lyuh C.","key":"e_1_3_2_1_3_1"},{"volume-title":"Introducing redundancy in field programmable gate arrays,\" in CICC","year":"1993","author":"Hatori F.","key":"e_1_3_2_1_4_1"},{"volume-title":"Defect tolerance in VLSI circuits: Techniques and yield analysis,\" Proceedings of the IEEE","author":"Koren I.","key":"e_1_3_2_1_5_1"},{"volume-title":"Heterogeneous redundancy for fault and defect tolerance with complexity independent area overhead,\" in DFT","year":"2003","author":"Kumar V. V.","key":"e_1_3_2_1_6_1"},{"volume-title":"Exploiting microarchitectural redundancy for defect tolerance,\" in ICCD","year":"2003","author":"Premkishore S.","key":"e_1_3_2_1_7_1"},{"key":"e_1_3_2_1_8_1","doi-asserted-by":"publisher","DOI":"10.1109\/ISCA.2005.44"},{"volume-title":"Trading off area, yield and performance via hybrid redundancy in multi-core architectures,\" in VTS","year":"2013","author":"Gao Y.","key":"e_1_3_2_1_9_1"},{"key":"e_1_3_2_1_10_1","doi-asserted-by":"publisher","DOI":"10.1109\/TC.2011.32"},{"key":"e_1_3_2_1_11_1","first-page":"230","volume-title":"Flexgrip: A soft gpgpu for fpgas,\" in FPT'13","author":"Andryc K.","year":"2013"},{"volume-title":"Avoiding cache thrashing due to private data placement in last-level cache for manycore scaling,\" in ICCD","year":"2007","author":"Meng J.","key":"e_1_3_2_1_12_1"},{"volume-title":"Minebench: A benchmark suite for data mining workloads,\" in IISWC","year":"2006","author":"Narayanan R.","key":"e_1_3_2_1_13_1"},{"key":"e_1_3_2_1_14_1","doi-asserted-by":"publisher","DOI":"10.1145\/223982.223990"},{"key":"e_1_3_2_1_15_1","doi-asserted-by":"publisher","DOI":"10.1016\/j.jpdc.2008.05.014"},{"key":"e_1_3_2_1_16_1","volume-title":"Computer Architecture: A Quantitative Approach","author":"Hennessy J. L.","year":"2012","edition":"5"},{"key":"e_1_3_2_1_17_1","doi-asserted-by":"crossref","unstructured":"J. Cunningham \"The use and evaluation of yield models in integrated circuit manufacturing \" TSM vol. 3 no. 2 1990.  J. Cunningham \"The use and evaluation of yield models in integrated circuit manufacturing \" TSM vol. 3 no. 2 1990.","DOI":"10.1109\/66.53188"},{"key":"e_1_3_2_1_18_1","doi-asserted-by":"publisher","DOI":"10.1145\/343647.343879"}],"event":{"name":"GLSVLSI '15: Great Lakes Symposium on VLSI 2015","sponsor":["SIGDA ACM Special Interest Group on Design Automation","IEEE CEDA","IEEE CASS"],"location":"Pittsburgh Pennsylvania USA","acronym":"GLSVLSI '15"},"container-title":["Proceedings of the 25th edition on Great Lakes Symposium on VLSI"],"original-title":[],"link":[{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/2742060.2742112","content-type":"unspecified","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/dl.acm.org\/doi\/pdf\/10.1145\/2742060.2742112","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,6,18]],"date-time":"2025-06-18T07:00:32Z","timestamp":1750230032000},"score":1,"resource":{"primary":{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/2742060.2742112"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2015,5,20]]},"references-count":18,"alternative-id":["10.1145\/2742060.2742112","10.1145\/2742060"],"URL":"https:\/\/doi.org\/10.1145\/2742060.2742112","relation":{},"subject":[],"published":{"date-parts":[[2015,5,20]]},"assertion":[{"value":"2015-05-20","order":2,"name":"published","label":"Published","group":{"name":"publication_history","label":"Publication History"}}]}}