{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,6,19]],"date-time":"2025-06-19T04:17:43Z","timestamp":1750306663385,"version":"3.41.0"},"publisher-location":"New York, NY, USA","reference-count":21,"publisher":"ACM","license":[{"start":{"date-parts":[[2015,5,20]],"date-time":"2015-05-20T00:00:00Z","timestamp":1432080000000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/www.acm.org\/publications\/policies\/copyright_policy#Background"}],"content-domain":{"domain":["dl.acm.org"],"crossmark-restriction":true},"short-container-title":[],"published-print":{"date-parts":[[2015,5,20]]},"DOI":"10.1145\/2742060.2742119","type":"proceedings-article","created":{"date-parts":[[2015,5,19]],"date-time":"2015-05-19T13:49:03Z","timestamp":1432043343000},"page":"87-90","update-policy":"https:\/\/doi.org\/10.1145\/crossmark-policy","source":"Crossref","is-referenced-by-count":2,"title":["Skew Bounded Buffer Tree Resynthesis For Clock Power Optimization"],"prefix":"10.1145","author":[{"given":"Subhendu","family":"Roy","sequence":"first","affiliation":[{"name":"The University of Texas at Austin, AUSTIN, TX, USA"}]},{"given":"David Z.","family":"Pan","sequence":"additional","affiliation":[{"name":"The University of Texas at Austin, AUSTIN, TX, USA"}]},{"given":"Pavlos M.","family":"Mattheakis","sequence":"additional","affiliation":[{"name":"Mentor Graphics, Grenoble, France"}]},{"given":"Peter S.","family":"Colyer","sequence":"additional","affiliation":[{"name":"Mentor Graphics, Fremont, CA, USA"}]},{"given":"Laurent","family":"Masse-Navette","sequence":"additional","affiliation":[{"name":"Mentor Graphics, Grenoble, France"}]},{"given":"Pierre-Olivier","family":"Ribet","sequence":"additional","affiliation":[{"name":"Mentor Graphics, Grenoble, France"}]}],"member":"320","published-online":{"date-parts":[[2015,5,20]]},"reference":[{"key":"e_1_3_2_1_1_1","first-page":"283","article-title":"Retiming and clock skew for synchronous systems","author":"Chao L. F.","year":"1994","journal-title":"ISCAS"},{"key":"e_1_3_2_1_2_1","doi-asserted-by":"publisher","DOI":"10.1145\/1233501.1233508"},{"key":"e_1_3_2_1_3_1","doi-asserted-by":"publisher","DOI":"10.1109\/12.55696"},{"key":"e_1_3_2_1_4_1","doi-asserted-by":"publisher","DOI":"10.1145\/309847.309919"},{"key":"e_1_3_2_1_5_1","doi-asserted-by":"publisher","DOI":"10.1109\/43.205004"},{"key":"e_1_3_2_1_6_1","first-page":"17","article-title":"Zero skew clock-routing trees with minimum wirelength","author":"Boese K. D.","year":"1992","journal-title":"ASIC Conference and Exhibit"},{"key":"e_1_3_2_1_7_1","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2004.825875"},{"key":"e_1_3_2_1_8_1","doi-asserted-by":"publisher","DOI":"10.1145\/1735023.1735058"},{"key":"e_1_3_2_1_9_1","doi-asserted-by":"publisher","DOI":"10.1145\/2451916.2451957"},{"key":"e_1_3_2_1_10_1","doi-asserted-by":"publisher","DOI":"10.1145\/1837274.1837296"},{"key":"e_1_3_2_1_11_1","first-page":"395","article-title":"Blockage-avoiding buffered clock tree synthesis for clock latency range and skew minimization","author":"Shih X.","year":"2010","journal-title":"ASPDAC"},{"key":"e_1_3_2_1_12_1","doi-asserted-by":"publisher","DOI":"10.1145\/1514932.1514965"},{"key":"e_1_3_2_1_13_1","doi-asserted-by":"publisher","DOI":"10.1080\/1065514021000012200"},{"key":"e_1_3_2_1_14_1","doi-asserted-by":"publisher","DOI":"10.1145\/2463209.2488846"},{"key":"e_1_3_2_1_15_1","doi-asserted-by":"publisher","DOI":"10.1109\/43.924824"},{"key":"e_1_3_2_1_16_1","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2013.2253338"},{"key":"e_1_3_2_1_17_1","first-page":"432","article-title":"Placement aware clock gate cloning and redistribution methodology","author":"Visweshwara R.","year":"2012","journal-title":"ISQED"},{"key":"e_1_3_2_1_18_1","doi-asserted-by":"publisher","DOI":"10.1145\/2560519.2560520"},{"key":"e_1_3_2_1_19_1","doi-asserted-by":"publisher","DOI":"10.5555\/773241"},{"key":"e_1_3_2_1_20_1","first-page":"663","article-title":"Power consumtion estimation in CMOS VLSI chips","author":"Liu D.","year":"1994","journal-title":"JSSC"},{"key":"e_1_3_2_1_21_1","doi-asserted-by":"publisher","DOI":"10.1145\/2560519.2560524"}],"event":{"name":"GLSVLSI '15: Great Lakes Symposium on VLSI 2015","sponsor":["SIGDA ACM Special Interest Group on Design Automation","IEEE CEDA","IEEE CASS"],"location":"Pittsburgh Pennsylvania USA","acronym":"GLSVLSI '15"},"container-title":["Proceedings of the 25th edition on Great Lakes Symposium on VLSI"],"original-title":[],"link":[{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/2742060.2742119","content-type":"unspecified","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/dl.acm.org\/doi\/pdf\/10.1145\/2742060.2742119","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,6,18]],"date-time":"2025-06-18T07:00:32Z","timestamp":1750230032000},"score":1,"resource":{"primary":{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/2742060.2742119"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2015,5,20]]},"references-count":21,"alternative-id":["10.1145\/2742060.2742119","10.1145\/2742060"],"URL":"https:\/\/doi.org\/10.1145\/2742060.2742119","relation":{},"subject":[],"published":{"date-parts":[[2015,5,20]]},"assertion":[{"value":"2015-05-20","order":2,"name":"published","label":"Published","group":{"name":"publication_history","label":"Publication History"}}]}}