{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,6,19]],"date-time":"2025-06-19T04:16:32Z","timestamp":1750306592566,"version":"3.41.0"},"publisher-location":"New York, NY, USA","reference-count":17,"publisher":"ACM","license":[{"start":{"date-parts":[[2015,5,6]],"date-time":"2015-05-06T00:00:00Z","timestamp":1430870400000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/www.acm.org\/publications\/policies\/copyright_policy#Background"}],"content-domain":{"domain":["dl.acm.org"],"crossmark-restriction":true},"short-container-title":[],"published-print":{"date-parts":[[2015,5,6]]},"DOI":"10.1145\/2742854.2747288","type":"proceedings-article","created":{"date-parts":[[2015,5,11]],"date-time":"2015-05-11T16:31:04Z","timestamp":1431361864000},"page":"1-8","update-policy":"https:\/\/doi.org\/10.1145\/crossmark-policy","source":"Crossref","is-referenced-by-count":10,"title":["Exploring multi-banked shared-L1 program cache on ultra-low power, tightly coupled processor clusters"],"prefix":"10.1145","author":[{"given":"Igor","family":"Loi","sequence":"first","affiliation":[{"name":"University of Bologna, Bologna - Italy"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Davide","family":"Rossi","sequence":"additional","affiliation":[{"name":"University of Bologna, Bologna - Italy"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Germain","family":"Haugou","sequence":"additional","affiliation":[{"name":"ST Microelectronics, Grenoble - France"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Michael","family":"Gautschi","sequence":"additional","affiliation":[{"name":"Integrated Systems Laboratory ETZ, Zurich - Switzerland"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Luca","family":"Benini","sequence":"additional","affiliation":[{"name":"University of Bologna, Italy and Integrated Systems Laboratory ETZ, Switzerland"}],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"320","published-online":{"date-parts":[[2015,5,6]]},"reference":[{"key":"e_1_3_2_1_1_1","doi-asserted-by":"publisher","DOI":"10.1109\/92.902264"},{"key":"e_1_3_2_1_2_1","first-page":"983","volume-title":"P2012: Building an ecosystem for a scalable, modular and high-efficiency embedded computing accelerator. In Design, Automation & Test in Europe Conference & Exhibition (DATE)","author":"Benini L.","year":"2012","unstructured":"L. Benini , E. Flamand , D. Fuin , and D. Melpignano . P2012: Building an ecosystem for a scalable, modular and high-efficiency embedded computing accelerator. In Design, Automation & Test in Europe Conference & Exhibition (DATE) , pages 983 -- 987 , March 2012 . L. Benini, E. Flamand, D. Fuin, and D. Melpignano. P2012: Building an ecosystem for a scalable, modular and high-efficiency embedded computing accelerator. In Design, Automation & Test in Europe Conference & Exhibition (DATE), pages 983--987, March 2012."},{"key":"e_1_3_2_1_3_1","doi-asserted-by":"publisher","DOI":"10.1109\/ISSOC.2011.6089691"},{"key":"e_1_3_2_1_4_1","doi-asserted-by":"publisher","DOI":"10.1109\/MM.2011.23"},{"key":"e_1_3_2_1_5_1","first-page":"396","volume-title":"Automation & Test in Europe Conference & Exhibition (DATE)","author":"Dogan A.","year":"2013","unstructured":"A. Dogan , R. Braojos , J. Constantin , G. Ansaloni , A. Burg , and D. Atienza . Synchronizing code execution on ultra-low-power embedded multi-channel signal analysis platforms. In Design , Automation & Test in Europe Conference & Exhibition (DATE) , pages 396 -- 399 , March 2013 . A. Dogan, R. Braojos, J. Constantin, G. Ansaloni, A. Burg, and D. Atienza. Synchronizing code execution on ultra-low-power embedded multi-channel signal analysis platforms. In Design, Automation & Test in Europe Conference & Exhibition (DATE), pages 396--399, March 2013."},{"key":"e_1_3_2_1_6_1","doi-asserted-by":"publisher","DOI":"10.5555\/2492708.2492955"},{"key":"e_1_3_2_1_7_1","doi-asserted-by":"publisher","DOI":"10.1109\/2.707617"},{"key":"e_1_3_2_1_8_1","doi-asserted-by":"publisher","DOI":"10.1007\/11512622_12"},{"key":"e_1_3_2_1_9_1","doi-asserted-by":"publisher","DOI":"10.1109\/12.822560"},{"key":"e_1_3_2_1_10_1","unstructured":"Krhonos. The open standard for parallel programming of heterogeneous systems. https:\/\/www.khronos.org\/opencl.  Krhonos. The open standard for parallel programming of heterogeneous systems. https:\/\/www.khronos.org\/opencl."},{"key":"e_1_3_2_1_11_1","doi-asserted-by":"publisher","DOI":"10.1145\/313817.313944"},{"key":"e_1_3_2_1_12_1","first-page":"105","volume-title":"Automation & Test in Europe Conference & Exhibition (DATE)","author":"Marongiu A.","year":"2012","unstructured":"A. Marongiu , P. Burgio , and L. Benini . Fast and lightweight support for nested parallelism on cluster-based embedded many-cores. In Design , Automation & Test in Europe Conference & Exhibition (DATE) , pages 105 -- 110 , March 2012 . A. Marongiu, P. Burgio, and L. Benini. Fast and lightweight support for nested parallelism on cluster-based embedded many-cores. In Design, Automation & Test in Europe Conference & Exhibition (DATE), pages 105--110, March 2012."},{"key":"e_1_3_2_1_13_1","doi-asserted-by":"publisher","DOI":"10.1109\/JETCAS.2011.2162159"},{"key":"e_1_3_2_1_14_1","unstructured":"NVIDIA. Next generation cuda compute architecture: Fermi. www.nvidia.com.  NVIDIA. Next generation cuda compute architecture: Fermi. www.nvidia.com."},{"key":"e_1_3_2_1_15_1","unstructured":"OR1200. Openrisc processor. http:\/\/opencores.org\/or1k.  OR1200. Openrisc processor. http:\/\/opencores.org\/or1k."},{"key":"e_1_3_2_1_16_1","first-page":"1","volume-title":"Automation & Test in Europe Conference & Exhibition (DATE)","author":"Rahimi A.","year":"2011","unstructured":"A. Rahimi , I. Loi , M. R. Kakoee , and L. Benini . A fully-synthesizable single-cycle interconnection network for shared-l1 processor clusters. In Design , Automation & Test in Europe Conference & Exhibition (DATE) , pages 1 -- 6 , March 2011 . A. Rahimi, I. Loi, M. R. Kakoee, and L. Benini. A fully-synthesizable single-cycle interconnection network for shared-l1 processor clusters. In Design, Automation & Test in Europe Conference & Exhibition (DATE), pages 1--6, March 2011."},{"key":"e_1_3_2_1_17_1","doi-asserted-by":"publisher","DOI":"10.1109\/ISPASS.2010.5452013"}],"event":{"name":"CF'15: Computing Frontiers Conference","sponsor":["SIGMICRO ACM Special Interest Group on Microarchitectural Research and Processing"],"location":"Ischia Italy","acronym":"CF'15"},"container-title":["Proceedings of the 12th ACM International Conference on Computing Frontiers"],"original-title":[],"link":[{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/2742854.2747288","content-type":"unspecified","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/dl.acm.org\/doi\/pdf\/10.1145\/2742854.2747288","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,6,18]],"date-time":"2025-06-18T06:16:34Z","timestamp":1750227394000},"score":1,"resource":{"primary":{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/2742854.2747288"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2015,5,6]]},"references-count":17,"alternative-id":["10.1145\/2742854.2747288","10.1145\/2742854"],"URL":"https:\/\/doi.org\/10.1145\/2742854.2747288","relation":{},"subject":[],"published":{"date-parts":[[2015,5,6]]},"assertion":[{"value":"2015-05-06","order":2,"name":"published","label":"Published","group":{"name":"publication_history","label":"Publication History"}}]}}