{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,2,4]],"date-time":"2026-02-04T21:15:41Z","timestamp":1770239741512,"version":"3.49.0"},"publisher-location":"New York, NY, USA","reference-count":26,"publisher":"ACM","license":[{"start":{"date-parts":[[2015,6,7]],"date-time":"2015-06-07T00:00:00Z","timestamp":1433635200000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/www.acm.org\/publications\/policies\/copyright_policy#Background"}],"content-domain":{"domain":["dl.acm.org"],"crossmark-restriction":true},"short-container-title":[],"published-print":{"date-parts":[[2015,6,7]]},"DOI":"10.1145\/2744769.2744776","type":"proceedings-article","created":{"date-parts":[[2015,6,2]],"date-time":"2015-06-02T05:35:02Z","timestamp":1433223302000},"page":"1-6","update-policy":"https:\/\/doi.org\/10.1145\/crossmark-policy","source":"Crossref","is-referenced-by-count":24,"title":["A global-local optimization framework for simultaneous multi-mode multi-corner clock skew variation reduction"],"prefix":"10.1145","author":[{"given":"Kwangsoo","family":"Han","sequence":"first","affiliation":[{"name":"UC San Diego"}]},{"given":"Jiajia","family":"Li","sequence":"additional","affiliation":[{"name":"UC San Diego"}]},{"given":"Andrew B.","family":"Kahng","sequence":"additional","affiliation":[{"name":"CSE and UC San Diego"}]},{"given":"Siddhartha","family":"Nath","sequence":"additional","affiliation":[{"name":"CSE"}]},{"given":"Jongpil","family":"Lee","sequence":"additional","affiliation":[{"name":"Samsung Electronics Co. Ltd."}]}],"member":"320","published-online":{"date-parts":[[2015,6,7]]},"reference":[{"key":"e_1_3_2_1_1_1","doi-asserted-by":"publisher","DOI":"10.1145\/332357.332377"},{"key":"e_1_3_2_1_2_1","doi-asserted-by":"publisher","DOI":"10.5555\/1611282"},{"key":"e_1_3_2_1_3_1","doi-asserted-by":"publisher","DOI":"10.1109\/ICCAD.2004.1382665"},{"key":"e_1_3_2_1_4_1","volume-title":"US Patent No. 8,635,579","author":"Cao A.","year":"2014","unstructured":"A. Cao , S.-M. Chang and D.-C. Yuan , \"Local Clock Skew Optimization\" , US Patent No. 8,635,579 , 2014 . A. Cao, S.-M. Chang and D.-C. Yuan, \"Local Clock Skew Optimization\", US Patent No. 8,635,579, 2014."},{"key":"e_1_3_2_1_5_1","doi-asserted-by":"publisher","DOI":"10.1145\/2591513.2591541"},{"key":"e_1_3_2_1_6_1","doi-asserted-by":"publisher","DOI":"10.5555\/1129601.1129683"},{"key":"e_1_3_2_1_7_1","first-page":"647","volume-title":"Proc. ICCAD","author":"Chou H.-M.","year":"2011","unstructured":"H.-M. Chou , H. Yu and S.-C. Chang , \"Useful-Skew Clock Optimization for Multi-Power Mode Designs\" , Proc. ICCAD , 2011 , pp. 647 -- 650 . H.-M. Chou, H. Yu and S.-C. Chang, \"Useful-Skew Clock Optimization for Multi-Power Mode Designs\", Proc. ICCAD, 2011, pp. 647--650."},{"key":"e_1_3_2_1_8_1","first-page":"1","volume-title":"Proc. DATE","author":"Han S. S.","year":"2014","unstructured":"S. S. Han , A. B. Kahng , S. Nath and A. Vydyanathan , \" A Deep Learning Methodology to Proliferate Golden Signoff Timing \", Proc. DATE , 2014 , pp. 1 -- 6 . S. S. Han, A. B. Kahng, S. Nath and A. Vydyanathan, \"A Deep Learning Methodology to Proliferate Golden Signoff Timing\", Proc. DATE, 2014, pp. 1--6."},{"key":"e_1_3_2_1_9_1","doi-asserted-by":"publisher","DOI":"10.1007\/978-0-387-84858-7"},{"key":"e_1_3_2_1_10_1","first-page":"335","volume-title":"Proc. VLSI-DAT","author":"Lung C.-L.","year":"2010","unstructured":"C.-L. Lung , H.-C. Hsiao , Z.-Y. Zeng and S.-Y. Chang , \"LP-Based Multi-Mode Multi-Corner Clock Skew Optimization\" , Proc. VLSI-DAT , 2010 , pp. 335 -- 338 . C.-L. Lung, H.-C. Hsiao, Z.-Y. Zeng and S.-Y. Chang, \"LP-Based Multi-Mode Multi-Corner Clock Skew Optimization\", Proc. VLSI-DAT, 2010, pp. 335--338."},{"key":"e_1_3_2_1_11_1","first-page":"1474","volume-title":"Proc. DATE","author":"Lung C.-L.","year":"2010","unstructured":"C.-L. Lung , Z.-Y. Zeng , C.-H. Chou and S.-Y. Chang , \"Clock Skew Optimization Considering Complicated Power Modes\" , Proc. DATE , 2010 , pp. 1474 -- 1479 . C.-L. Lung, Z.-Y. Zeng, C.-H. Chou and S.-Y. Chang, \"Clock Skew Optimization Considering Complicated Power Modes\", Proc. DATE, 2010, pp. 1474--1479."},{"key":"e_1_3_2_1_12_1","doi-asserted-by":"publisher","DOI":"10.1007\/978-90-481-9591-6"},{"key":"e_1_3_2_1_13_1","doi-asserted-by":"publisher","DOI":"10.5555\/2485288.2485726"},{"key":"e_1_3_2_1_14_1","doi-asserted-by":"publisher","DOI":"10.1145\/589411.589424"},{"key":"e_1_3_2_1_15_1","doi-asserted-by":"publisher","DOI":"10.1145\/1960397.1960407"},{"key":"e_1_3_2_1_16_1","doi-asserted-by":"publisher","DOI":"10.1145\/996566.996574"},{"key":"e_1_3_2_1_17_1","doi-asserted-by":"publisher","DOI":"10.1145\/1123008.1123038"},{"key":"e_1_3_2_1_18_1","doi-asserted-by":"publisher","DOI":"10.1109\/4.918917"},{"key":"e_1_3_2_1_19_1","first-page":"609","volume-title":"Proc. ASPDAC","author":"Shi W.","year":"2004","unstructured":"W. Shi and Z. Li and C. Alpert , \" Complexity Analysis and Speedup Techniques for Optimal Buffer Insertion with Minimum Cost \", Proc. ASPDAC , 2004 , pp. 609 -- 614 . W. Shi and Z. Li and C. Alpert, \"Complexity Analysis and Speedup Techniques for Optimal Buffer Insertion with Minimum Cost\", Proc. ASPDAC, 2004, pp. 609--614."},{"key":"e_1_3_2_1_20_1","first-page":"333","volume-title":"Proc. ICCAD","author":"Su H.","year":"2001","unstructured":"H. Su and S. S. Sapatnekar , \" Hybrid Structured Clock Network Construction \", Proc. ICCAD , 2001 , pp. 333 -- 336 . H. Su and S. S. Sapatnekar, \"Hybrid Structured Clock Network Construction\", Proc. ICCAD, 2001, pp. 333--336."},{"key":"e_1_3_2_1_21_1","volume-title":"US Patent No. US20090217225 A1","author":"Sunder S.","year":"2009","unstructured":"S. Sunder and K. Scholtman , \" Multi-Mode Multi-Corner Clocktree Synthesis \", US Patent No. US20090217225 A1 , 2009 . S. Sunder and K. Scholtman, \"Multi-Mode Multi-Corner Clocktree Synthesis\", US Patent No. US20090217225 A1, 2009."},{"key":"e_1_3_2_1_22_1","doi-asserted-by":"publisher","DOI":"10.5555\/1129601.1129685"},{"key":"e_1_3_2_1_23_1","volume-title":"July","author":"Samsung Electronics Corporation (System LSI application processor principal engineer)","year":"2014","unstructured":"Samsung Electronics Corporation (System LSI application processor principal engineer) , personal communication , July 2014 . Samsung Electronics Corporation (System LSI application processor principal engineer), personal communication, July 2014."},{"key":"e_1_3_2_1_24_1","unstructured":"\"MATLAB.\" http:\/\/www.mathworks.com\/products\/matlab\/  \"MATLAB.\" http:\/\/www.mathworks.com\/products\/matlab\/"},{"key":"e_1_3_2_1_25_1","unstructured":"\"Synopsys IC Compiler User Guide.\"  \"Synopsys IC Compiler User Guide.\""},{"key":"e_1_3_2_1_26_1","unstructured":"\"Synopsys PrimeTime User's Manual.\"  \"Synopsys PrimeTime User's Manual.\""}],"event":{"name":"DAC '15: The 52nd Annual Design Automation Conference 2015","location":"San Francisco California","acronym":"DAC '15","sponsor":["SIGDA ACM Special Interest Group on Design Automation"]},"container-title":["Proceedings of the 52nd Annual Design Automation Conference"],"original-title":[],"link":[{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/2744769.2744776","content-type":"unspecified","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/dl.acm.org\/doi\/pdf\/10.1145\/2744769.2744776","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,6,18]],"date-time":"2025-06-18T05:07:16Z","timestamp":1750223236000},"score":1,"resource":{"primary":{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/2744769.2744776"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2015,6,7]]},"references-count":26,"alternative-id":["10.1145\/2744769.2744776","10.1145\/2744769"],"URL":"https:\/\/doi.org\/10.1145\/2744769.2744776","relation":{},"subject":[],"published":{"date-parts":[[2015,6,7]]},"assertion":[{"value":"2015-06-07","order":2,"name":"published","label":"Published","group":{"name":"publication_history","label":"Publication History"}}]}}