{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,6,18]],"date-time":"2025-06-18T06:40:09Z","timestamp":1750228809199,"version":"3.41.0"},"publisher-location":"New York, NY, USA","reference-count":13,"publisher":"ACM","license":[{"start":{"date-parts":[[2015,6,7]],"date-time":"2015-06-07T00:00:00Z","timestamp":1433635200000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/www.acm.org\/publications\/policies\/copyright_policy#Background"}],"funder":[{"DOI":"10.13039\/100000185","name":"Defense Advanced Research Projects Agency","doi-asserted-by":"publisher","award":["HR0011-13-2-0007"],"award-info":[{"award-number":["HR0011-13-2-0007"]}],"id":[{"id":"10.13039\/100000185","id-type":"DOI","asserted-by":"publisher"}]},{"name":"Intelligence Advanced Research Program Agency and Space and Naval Warfare Systems Center Pacific","award":["N66001-12- C-2008"],"award-info":[{"award-number":["N66001-12- C-2008"]}]}],"content-domain":{"domain":["dl.acm.org"],"crossmark-restriction":true},"short-container-title":[],"published-print":{"date-parts":[[2015,6,7]]},"DOI":"10.1145\/2744769.2744786","type":"proceedings-article","created":{"date-parts":[[2015,6,2]],"date-time":"2015-06-02T05:35:02Z","timestamp":1433223302000},"page":"1-6","update-policy":"https:\/\/doi.org\/10.1145\/crossmark-policy","source":"Crossref","is-referenced-by-count":4,"title":["A synthesis methodology for application-specific logic-in-memory designs"],"prefix":"10.1145","author":[{"given":"H. Ekin","family":"Sumbul","sequence":"first","affiliation":[{"name":"Carnegie Mellon University, Pittsburgh, PA"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Kaushik","family":"Vaidyanathan","sequence":"additional","affiliation":[{"name":"Carnegie Mellon University, Pittsburgh, PA"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Qiuling","family":"Zhu","sequence":"additional","affiliation":[{"name":"Carnegie Mellon University, Pittsburgh, PA"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Franz","family":"Franchetti","sequence":"additional","affiliation":[{"name":"Carnegie Mellon University, Pittsburgh, PA"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Larry","family":"Pileggi","sequence":"additional","affiliation":[{"name":"Carnegie Mellon University, Pittsburgh, PA"}],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"320","published-online":{"date-parts":[[2015,6,7]]},"reference":[{"key":"e_1_3_2_1_1_1","doi-asserted-by":"publisher","DOI":"10.1109\/IPDPS.2008.4536313"},{"key":"e_1_3_2_1_2_1","doi-asserted-by":"publisher","DOI":"10.1145\/514191.514197"},{"key":"e_1_3_2_1_3_1","doi-asserted-by":"publisher","DOI":"10.1109\/54.748803"},{"key":"e_1_3_2_1_4_1","doi-asserted-by":"publisher","DOI":"10.5555\/2039367"},{"key":"e_1_3_2_1_5_1","doi-asserted-by":"publisher","DOI":"10.1109\/DATE.2005.92"},{"key":"e_1_3_2_1_6_1","doi-asserted-by":"publisher","DOI":"10.1109\/VLSIT.2010.5556202"},{"key":"e_1_3_2_1_7_1","volume-title":"A power-efficient SRAM core architecture with segmentation-free and rectangular accessibility for super-parallel video processing","author":"Murachi Y.","year":"2008","unstructured":"Murachi , Y. , , A power-efficient SRAM core architecture with segmentation-free and rectangular accessibility for super-parallel video processing , IEEE VLSI-DAT , 2008 . Murachi, Y., et al., A power-efficient SRAM core architecture with segmentation-free and rectangular accessibility for super-parallel video processing, IEEE VLSI-DAT, 2008."},{"key":"e_1_3_2_1_8_1","volume-title":"VLSIT","author":"Northrop G.","year":"2011","unstructured":"Northrop , G. , Design Technology Co-Optimization in Technology Definition for 22nm and Beyond , VLSIT , 2011 . Northrop, G., Design Technology Co-Optimization in Technology Definition for 22nm and Beyond, VLSIT, 2011."},{"key":"e_1_3_2_1_9_1","volume-title":"Morgan Kaufmann","author":"Sutherland I.","year":"1999","unstructured":"Sutherland , I. , Logical Effort : Designing Fast CMOS Circuits , Morgan Kaufmann , San Francisco , 1999 . Sutherland, I., et al., Logical Effort: Designing Fast CMOS Circuits, Morgan Kaufmann, San Francisco, 1999."},{"volume-title":"Journal of Micro\/Nanolith., MEMS, and MOEMS","author":"Vaidyanathan K.","key":"e_1_3_2_1_10_1","unstructured":"Vaidyanathan , K. , , Exploiting sub-20nm CMOS technology challenges to design affordable SoC , Journal of Micro\/Nanolith., MEMS, and MOEMS , Vol. 14(1), Dec. 2014 . Vaidyanathan, K., et al., Exploiting sub-20nm CMOS technology challenges to design affordable SoC, Journal of Micro\/Nanolith., MEMS, and MOEMS, Vol. 14(1), Dec. 2014."},{"key":"e_1_3_2_1_11_1","volume-title":"IEEE HPCA","author":"Woo D. H.","year":"2010","unstructured":"Woo , D. H. , An optimized 3D-stacked memory architecture by exploiting excessive high-density TSV bandwidth , IEEE HPCA , 2010 . Woo, D. H., et al., An optimized 3D-stacked memory architecture by exploiting excessive high-density TSV bandwidth, IEEE HPCA, 2010."},{"key":"e_1_3_2_1_12_1","doi-asserted-by":"publisher","DOI":"10.1109\/HPEC.2013.6670336"},{"key":"e_1_3_2_1_13_1","doi-asserted-by":"publisher","DOI":"10.1007\/s11265-012-0720-4"}],"event":{"name":"DAC '15: The 52nd Annual Design Automation Conference 2015","sponsor":["SIGDA ACM Special Interest Group on Design Automation"],"location":"San Francisco California","acronym":"DAC '15"},"container-title":["Proceedings of the 52nd Annual Design Automation Conference"],"original-title":[],"link":[{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/2744769.2744786","content-type":"unspecified","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/dl.acm.org\/doi\/pdf\/10.1145\/2744769.2744786","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,6,18]],"date-time":"2025-06-18T06:12:02Z","timestamp":1750227122000},"score":1,"resource":{"primary":{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/2744769.2744786"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2015,6,7]]},"references-count":13,"alternative-id":["10.1145\/2744769.2744786","10.1145\/2744769"],"URL":"https:\/\/doi.org\/10.1145\/2744769.2744786","relation":{},"subject":[],"published":{"date-parts":[[2015,6,7]]},"assertion":[{"value":"2015-06-07","order":2,"name":"published","label":"Published","group":{"name":"publication_history","label":"Publication History"}}]}}