{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,10,24]],"date-time":"2025-10-24T16:40:20Z","timestamp":1761324020630,"version":"3.41.0"},"publisher-location":"New York, NY, USA","reference-count":25,"publisher":"ACM","license":[{"start":{"date-parts":[[2015,6,7]],"date-time":"2015-06-07T00:00:00Z","timestamp":1433635200000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/www.acm.org\/publications\/policies\/copyright_policy#Background"}],"content-domain":{"domain":["dl.acm.org"],"crossmark-restriction":true},"short-container-title":[],"published-print":{"date-parts":[[2015,6,7]]},"DOI":"10.1145\/2744769.2744790","type":"proceedings-article","created":{"date-parts":[[2015,6,2]],"date-time":"2015-06-02T05:35:02Z","timestamp":1433223302000},"page":"1-6","update-policy":"https:\/\/doi.org\/10.1145\/crossmark-policy","source":"Crossref","is-referenced-by-count":13,"title":["Achieving SLC performance with MLC flash memory"],"prefix":"10.1145","author":[{"given":"Yu-Ming","family":"Chang","sequence":"first","affiliation":[{"name":"Macronix International Co., Ltd., Hsinchu, Taiwan, R.O.C. and National Taiwan University, Taipei, Taiwan, R.O.C."}]},{"given":"Yuan-Hao","family":"Chang","sequence":"additional","affiliation":[{"name":"Institute of Information Science, Academia Sinica Taipei, Taiwan, R.O.C."}]},{"given":"Tei-Wei","family":"Kuo","sequence":"additional","affiliation":[{"name":"National Taiwan University, Taipei, Taiwan, R.O.C."}]},{"given":"Yung-Chun","family":"Li","sequence":"additional","affiliation":[{"name":"Macronix International Co., Ltd., Hsinchu, Taiwan, R.O.C."}]},{"given":"Hsiang-Pang","family":"Li","sequence":"additional","affiliation":[{"name":"Macronix International Co., Ltd., Hsinchu, Taiwan, R.O.C."}]}],"member":"320","published-online":{"date-parts":[[2015,6,7]]},"reference":[{"key":"e_1_3_2_1_1_1","unstructured":"Flash File System. US Patent 5 404 485. Flash File System. US Patent 5 404 485."},{"key":"e_1_3_2_1_2_1","doi-asserted-by":"publisher","DOI":"10.1145\/2512467"},{"volume-title":"VLSIT '12","author":"Chen C.-P.","key":"e_1_3_2_1_3_1","unstructured":"C.-P. Chen A Highly Pitch Scalable 3D vertical Gate (VG) NAND Flash Decoded by a Novel Self-aligned Independently Controlled Double Gate (IDG) String Select Transistor (SSL) . VLSIT '12 . C.-P. Chen et al. A Highly Pitch Scalable 3D vertical Gate (VG) NAND Flash Decoded by a Novel Self-aligned Independently Controlled Double Gate (IDG) String Select Transistor (SSL). VLSIT '12."},{"volume-title":"KAST: K-Associative Sector Translation for NAND Flash Memory in Real-time Systems. DATE '09","author":"Cho H.","key":"e_1_3_2_1_4_1","unstructured":"H. Cho , D. Shin , and Y. I. Eom . KAST: K-Associative Sector Translation for NAND Flash Memory in Real-time Systems. DATE '09 . H. Cho, D. Shin, and Y. I. Eom. KAST: K-Associative Sector Translation for NAND Flash Memory in Real-time Systems. DATE '09."},{"volume-title":"Jun. Adaptive Multi-Pulse Program Scheme Based on Tunneling Speed Classification for Next Generation Multi-Bit\/Cell NAND FLASH. JSSC '13","author":"Cho Y.","key":"e_1_3_2_1_5_1","unstructured":"Y. Cho , I. Park , S. Yoon , N. Lee , S. Joo , K.-W. Song , K. Choi , J.-M. Han , K. Kyung , and Y.- H. Jun. Adaptive Multi-Pulse Program Scheme Based on Tunneling Speed Classification for Next Generation Multi-Bit\/Cell NAND FLASH. JSSC '13 . Y. Cho, I. Park, S. Yoon, N. Lee, S. Joo, K.-W. Song, K. Choi, J.-M. Han, K. Kyung, and Y.-H. Jun. Adaptive Multi-Pulse Program Scheme Based on Tunneling Speed Classification for Next Generation Multi-Bit\/Cell NAND FLASH. JSSC '13."},{"key":"e_1_3_2_1_6_1","first-page":"334","volume-title":"ISSCC'14","author":"Cho Y.-S.","year":"2014","unstructured":"Y.-S. Cho 5 Three-dimensional 128Gb MLC Vertical NAND Flash-memory with 24-WL Stacked Layers and 50MB\/s High-speed Programming . ISSCC'14 , pages 334 -- 335 , Feb 2014 . Y.-S. Cho et al. 19.5 Three-dimensional 128Gb MLC Vertical NAND Flash-memory with 24-WL Stacked Layers and 50MB\/s High-speed Programming. ISSCC'14, pages 334--335, Feb 2014."},{"key":"e_1_3_2_1_7_1","doi-asserted-by":"publisher","DOI":"10.1109\/TED.2009.2024031"},{"key":"e_1_3_2_1_8_1","doi-asserted-by":"publisher","DOI":"10.1145\/1669112.1669118"},{"key":"e_1_3_2_1_9_1","doi-asserted-by":"publisher","DOI":"10.1145\/1508244.1508271"},{"key":"e_1_3_2_1_10_1","doi-asserted-by":"publisher","DOI":"10.1109\/TC.2010.197"},{"key":"e_1_3_2_1_11_1","doi-asserted-by":"publisher","DOI":"10.1109\/MSST.2010.5496985"},{"key":"e_1_3_2_1_12_1","doi-asserted-by":"publisher","DOI":"10.1109\/TCE.2002.1010143"},{"key":"e_1_3_2_1_13_1","doi-asserted-by":"publisher","DOI":"10.1007\/11807964_88"},{"volume-title":"Future Challenges of Flash Memory Technologies. ISAGST '07","author":"Lu C.-Y.","key":"e_1_3_2_1_14_1","unstructured":"C.-Y. Lu , K.-Y. Hsieh , and R. Liu . Future Challenges of Flash Memory Technologies. ISAGST '07 . C.-Y. Lu, K.-Y. Hsieh, and R. Liu. Future Challenges of Flash Memory Technologies. ISAGST '07."},{"volume-title":"JSSC'08","author":"Park K.-T.","key":"e_1_3_2_1_15_1","unstructured":"K.-T. Park A Zeroing Cell-to-Cell Interference Page Architecture With Temporary LSB Storing and Parallel MSB Program Scheme for MLC NAND Flash Memories . JSSC'08 . K.-T. Park et al. A Zeroing Cell-to-Cell Interference Page Architecture With Temporary LSB Storing and Parallel MSB Program Scheme for MLC NAND Flash Memories. JSSC'08."},{"key":"e_1_3_2_1_16_1","doi-asserted-by":"publisher","DOI":"10.1109\/TCE.2009.5278005"},{"key":"e_1_3_2_1_17_1","doi-asserted-by":"publisher","DOI":"10.1145\/2024724.2024730"},{"volume-title":"VLSIC '12","author":"Shin S.-H.","key":"e_1_3_2_1_18_1","unstructured":"S.-H. Shin A New 3-bit Programming Algorithm Using SLC-to-TLC Migration for 8MB\/s High Performance TLC NAND Flash Memory . VLSIC '12 . S.-H. Shin et al. A New 3-bit Programming Algorithm Using SLC-to-TLC Migration for 8MB\/s High Performance TLC NAND Flash Memory. VLSIC '12."},{"volume-title":"VLSIC '05","author":"Shin Y.","key":"e_1_3_2_1_19_1","unstructured":"Y. Shin . Non-volatile Memory Technologies for Beyond 2010 . VLSIC '05 . Y. Shin. Non-volatile Memory Technologies for Beyond 2010. VLSIC '05."},{"key":"e_1_3_2_1_20_1","first-page":"905","article-title":"Flash Memory Card with Block Memory Address Arrangement","volume":"5","author":"Shinohara T.","year":"1999","unstructured":"T. Shinohara . Flash Memory Card with Block Memory Address Arrangement . US Patent 5 , 905 ,993, 1999 . T. Shinohara. Flash Memory Card with Block Memory Address Arrangement. US Patent 5,905,993, 1999.","journal-title":"US Patent"},{"key":"e_1_3_2_1_21_1","unstructured":"SNIA IOTTA Repository. http:\/\/iotta.snia.org\/.  SNIA IOTTA Repository. http:\/\/iotta.snia.org\/."},{"issue":"11","key":"e_1_3_2_1_22_1","first-page":"1149","article-title":"A 3.3 V 32 Mb NAND Flash Memory with Incremental Step Pulse Programming Scheme. Solid-State Circuits","volume":"30","author":"Suh K.-D.","year":"1995","unstructured":"K.-D. Suh A 3.3 V 32 Mb NAND Flash Memory with Incremental Step Pulse Programming Scheme. Solid-State Circuits , IEEE Journal of , 30 ( 11 ): 1149 -- 1156 , Nov 1995 . K.-D. Suh et al. A 3.3 V 32 Mb NAND Flash Memory with Incremental Step Pulse Programming Scheme. Solid-State Circuits, IEEE Journal of, 30(11):1149--1156, Nov 1995.","journal-title":"IEEE Journal of"},{"volume-title":"Bit Cost Scalable Technology with Punch and Plug Process for Ultra High Density Flash Memory. VLSIT '07","author":"Tanaka H.","key":"e_1_3_2_1_23_1","unstructured":"H. Tanaka Bit Cost Scalable Technology with Punch and Plug Process for Ultra High Density Flash Memory. VLSIT '07 . H. Tanaka et al. Bit Cost Scalable Technology with Punch and Plug Process for Ultra High Density Flash Memory. VLSIT '07."},{"volume-title":"WAFTL: A Workload Adaptive Flash Translation Layer with Data Partition. MSST '11","author":"Wei Q.","key":"e_1_3_2_1_24_1","unstructured":"Q. Wei WAFTL: A Workload Adaptive Flash Translation Layer with Data Partition. MSST '11 . Q. Wei et al. WAFTL: A Workload Adaptive Flash Translation Layer with Data Partition. MSST '11."},{"key":"e_1_3_2_1_25_1","doi-asserted-by":"publisher","DOI":"10.1145\/1233501.1233624"}],"event":{"name":"DAC '15: The 52nd Annual Design Automation Conference 2015","sponsor":["SIGDA ACM Special Interest Group on Design Automation"],"location":"San Francisco California","acronym":"DAC '15"},"container-title":["Proceedings of the 52nd Annual Design Automation Conference"],"original-title":[],"link":[{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/2744769.2744790","content-type":"unspecified","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/dl.acm.org\/doi\/pdf\/10.1145\/2744769.2744790","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,6,18]],"date-time":"2025-06-18T06:12:02Z","timestamp":1750227122000},"score":1,"resource":{"primary":{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/2744769.2744790"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2015,6,7]]},"references-count":25,"alternative-id":["10.1145\/2744769.2744790","10.1145\/2744769"],"URL":"https:\/\/doi.org\/10.1145\/2744769.2744790","relation":{},"subject":[],"published":{"date-parts":[[2015,6,7]]},"assertion":[{"value":"2015-06-07","order":2,"name":"published","label":"Published","group":{"name":"publication_history","label":"Publication History"}}]}}