{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,6,19]],"date-time":"2025-06-19T04:15:24Z","timestamp":1750306524665,"version":"3.41.0"},"publisher-location":"New York, NY, USA","reference-count":13,"publisher":"ACM","license":[{"start":{"date-parts":[[2015,6,7]],"date-time":"2015-06-07T00:00:00Z","timestamp":1433635200000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/www.acm.org\/publications\/policies\/copyright_policy#Background"}],"funder":[{"name":"Flemish Fund for Scientific Research (FWO)"}],"content-domain":{"domain":["dl.acm.org"],"crossmark-restriction":true},"short-container-title":[],"published-print":{"date-parts":[[2015,6,7]]},"DOI":"10.1145\/2744769.2744802","type":"proceedings-article","created":{"date-parts":[[2015,6,2]],"date-time":"2015-06-02T05:35:02Z","timestamp":1433223302000},"page":"1-6","update-policy":"https:\/\/doi.org\/10.1145\/crossmark-policy","source":"Crossref","is-referenced-by-count":0,"title":["Avoiding transitional effects in dynamic circuit specialisation on FPGAs"],"prefix":"10.1145","author":[{"given":"Karel","family":"Heyse","sequence":"first","affiliation":[{"name":"Ghent University, Gent, Belgium"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Dirk","family":"Stroobandt","sequence":"additional","affiliation":[{"name":"Ghent University, Gent, Belgium"}],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"320","published-online":{"date-parts":[[2015,6,7]]},"reference":[{"key":"e_1_3_2_1_1_1","doi-asserted-by":"publisher","DOI":"10.1145\/2491477.2491479"},{"key":"e_1_3_2_1_2_1","volume-title":"2nd International Workshop on Field-Programmable Gate Arrays","author":"Bolotski M.","year":"1994","unstructured":"M. Bolotski , A. DeHon , and T. Knight Jr . Unifying FPGAs and SIMD arrays . In 2nd International Workshop on Field-Programmable Gate Arrays , 1994 . M. Bolotski, A. DeHon, and T. Knight Jr. Unifying FPGAs and SIMD arrays. In 2nd International Workshop on Field-Programmable Gate Arrays, 1994."},{"key":"e_1_3_2_1_3_1","doi-asserted-by":"publisher","DOI":"10.1145\/2003695.2003703"},{"key":"e_1_3_2_1_4_1","doi-asserted-by":"publisher","DOI":"10.1007\/978-3-642-12133-3_20"},{"key":"e_1_3_2_1_5_1","doi-asserted-by":"publisher","DOI":"10.1155\/2012\/716984"},{"key":"e_1_3_2_1_6_1","volume-title":"Patent: Dynamically Programmable Gate Array With Multiple Contexts","author":"DeHon A.","year":"1998","unstructured":"A. DeHon , T. Knight Jr ., E. Tau , M. Bolotski , I. Eslick , D. Chen , and J. Brown . Patent: Dynamically Programmable Gate Array With Multiple Contexts , 1998 . A. DeHon, T. Knight Jr., E. Tau, M. Bolotski, I. Eslick, D. Chen, and J. Brown. Patent: Dynamically Programmable Gate Array With Multiple Contexts, 1998."},{"key":"e_1_3_2_1_7_1","unstructured":"Ghent University HES Group. TLUT tool flow. https:\/\/github.com\/UGent-HES\/tlut_flow.  Ghent University HES Group. TLUT tool flow. https:\/\/github.com\/UGent-HES\/tlut_flow."},{"key":"e_1_3_2_1_8_1","doi-asserted-by":"publisher","DOI":"10.1145\/275107.275121"},{"key":"e_1_3_2_1_9_1","volume-title":"Performance Evaluation of Dynamic Circuit Specialization on Xilinx FPGAs. In FPGAworld Conference","author":"Kulkarni A.","year":"2014","unstructured":"A. Kulkarni , K. Heyse , T. Davidson , and D. Stroobandt . Performance Evaluation of Dynamic Circuit Specialization on Xilinx FPGAs. In FPGAworld Conference , 2014 . A. Kulkarni, K. Heyse, T. Davidson, and D. Stroobandt. Performance Evaluation of Dynamic Circuit Specialization on Xilinx FPGAs. In FPGAworld Conference, 2014."},{"key":"e_1_3_2_1_10_1","doi-asserted-by":"publisher","DOI":"10.1109\/FPL.2008.4629935"},{"key":"e_1_3_2_1_11_1","volume-title":"Patent: Programmable Logic Device Which Stores More Than One Configuration And Means For Switching Configurations","author":"Ong R. T.","year":"1995","unstructured":"R. T. Ong and Xilinx. Patent: Programmable Logic Device Which Stores More Than One Configuration And Means For Switching Configurations , 1995 . R. T. Ong and Xilinx. Patent: Programmable Logic Device Which Stores More Than One Configuration And Means For Switching Configurations, 1995."},{"key":"e_1_3_2_1_12_1","doi-asserted-by":"publisher","DOI":"10.1145\/258305.258316"},{"volume-title":"LogiCORE IP XPS HWICAP (v5.01.a)","year":"2011","key":"e_1_3_2_1_13_1","unstructured":"Xilinx. LogiCORE IP XPS HWICAP (v5.01.a) , 2011 . Xilinx. LogiCORE IP XPS HWICAP (v5.01.a), 2011."}],"event":{"name":"DAC '15: The 52nd Annual Design Automation Conference 2015","sponsor":["SIGDA ACM Special Interest Group on Design Automation"],"location":"San Francisco California","acronym":"DAC '15"},"container-title":["Proceedings of the 52nd Annual Design Automation Conference"],"original-title":[],"link":[{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/2744769.2744802","content-type":"unspecified","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/dl.acm.org\/doi\/pdf\/10.1145\/2744769.2744802","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,6,18]],"date-time":"2025-06-18T06:12:02Z","timestamp":1750227122000},"score":1,"resource":{"primary":{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/2744769.2744802"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2015,6,7]]},"references-count":13,"alternative-id":["10.1145\/2744769.2744802","10.1145\/2744769"],"URL":"https:\/\/doi.org\/10.1145\/2744769.2744802","relation":{},"subject":[],"published":{"date-parts":[[2015,6,7]]},"assertion":[{"value":"2015-06-07","order":2,"name":"published","label":"Published","group":{"name":"publication_history","label":"Publication History"}}]}}