{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,7,4]],"date-time":"2026-07-04T18:44:00Z","timestamp":1783190640509,"version":"3.54.6"},"publisher-location":"New York, NY, USA","reference-count":21,"publisher":"ACM","license":[{"start":{"date-parts":[[2015,6,7]],"date-time":"2015-06-07T00:00:00Z","timestamp":1433635200000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/www.acm.org\/publications\/policies\/copyright_policy#Background"}],"content-domain":{"domain":["dl.acm.org"],"crossmark-restriction":true},"short-container-title":[],"published-print":{"date-parts":[[2015,6,7]]},"DOI":"10.1145\/2744769.2744817","type":"proceedings-article","created":{"date-parts":[[2015,6,2]],"date-time":"2015-06-02T05:35:02Z","timestamp":1433223302000},"page":"1-6","update-policy":"https:\/\/doi.org\/10.1145\/crossmark-policy","source":"Crossref","is-referenced-by-count":19,"title":["Design for low test pattern counts"],"prefix":"10.1145","author":[{"given":"Haluk","family":"Konuk","sequence":"first","affiliation":[{"name":"Broadcom Corporation, Irvine, CA"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Elham","family":"Moghaddam","sequence":"additional","affiliation":[{"name":"Mentor Graphics Corporation, Wilsonville, OR"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Nilanjan","family":"Mukherjee","sequence":"additional","affiliation":[{"name":"Mentor Graphics Corporation, Wilsonville, OR"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Janusz","family":"Rajski","sequence":"additional","affiliation":[{"name":"Mentor Graphics Corporation, Wilsonville, OR"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Deepak","family":"Solanki","sequence":"additional","affiliation":[{"name":"Broadcom Corporation, Irvine, CA"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Jerzy","family":"Tyszer","sequence":"additional","affiliation":[{"name":"Pozna\u0144 University of Technology, Pozna\u0144, Poland"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Justyna","family":"Zawada","sequence":"additional","affiliation":[{"name":"Pozna\u0144 University of Technology, Pozna\u0144, Poland"}],"role":[{"vocabulary":"crossref","role":"author"}]}],"member":"320","published-online":{"date-parts":[[2015,6,7]]},"reference":[{"key":"e_1_3_2_1_1_1","volume-title":"Proceedings of the IEEE International Test Conference. ITC'84","author":"Brglez F.","unstructured":"Brglez , F. , Pownall , P. , and Hum , R . 1984. Applications of testability analysis: from ATPG to critical delay path tracing . In Proceedings of the IEEE International Test Conference. ITC'84 . 705--712. Brglez, F., Pownall, P., and Hum, R. 1984. Applications of testability analysis: from ATPG to critical delay path tracing. In Proceedings of the IEEE International Test Conference. ITC'84. 705--712."},{"key":"e_1_3_2_1_2_1","volume-title":"Proceedings of the IEEE International Test Conference. ITC'86","author":"Briers A. J.","unstructured":"Briers , A. J. and Totton , K. A. E. 1986. Random pattern testability by fault simulation . In Proceedings of the IEEE International Test Conference. ITC'86 . 274--281. Briers, A. J. and Totton, K. A. E. 1986. Random pattern testability by fault simulation. In Proceedings of the IEEE International Test Conference. ITC'86. 274--281."},{"key":"e_1_3_2_1_3_1","unstructured":"Bushnell M. L. and Agrawal V. D. 2000. Essentials of Electronic Testing for Digital Memory and Mixed-Signal VLSI Circuits Kluwer Academic Publishers.   Bushnell M. L. and Agrawal V. D. 2000. Essentials of Electronic Testing for Digital Memory and Mixed-Signal VLSI Circuits Kluwer Academic Publishers."},{"key":"e_1_3_2_1_4_1","volume-title":"Proceedings of the IEEE International Test Conference. ITC'98","author":"Chang S.-C.","unstructured":"Chang , S.-C. , Chang , S.-S. , Jone , W.-B. , and Tsai , C . -C. 1998. A novel combinational testability analysis by considering signal correlation . In Proceedings of the IEEE International Test Conference. ITC'98 . 658--667. Chang, S.-C., Chang, S.-S., Jone, W.-B., and Tsai, C.-C. 1998. A novel combinational testability analysis by considering signal correlation. In Proceedings of the IEEE International Test Conference. ITC'98. 658--667."},{"key":"e_1_3_2_1_5_1","volume-title":"Proceedings of the IEEE International Test Conference. ITC'95","author":"Cheng K.-T.","unstructured":"Cheng , K.-T. , and Lin , C . -J. 1995. Timing-driven test point insertion for full-scan and partial-scan BIST . In Proceedings of the IEEE International Test Conference. ITC'95 . 506--514. Cheng, K.-T., and Lin, C.-J. 1995. Timing-driven test point insertion for full-scan and partial-scan BIST. In Proceedings of the IEEE International Test Conference. ITC'95. 506--514."},{"key":"e_1_3_2_1_6_1","volume-title":"Proceedings of the IEEE International Test Conference. ITC'00","author":"Geuzebroek M. J.","unstructured":"Geuzebroek , M. J. , van der Linden , J. T. , and van de Goor, A. J. 2000. Test point insertion for compact test sets . In Proceedings of the IEEE International Test Conference. ITC'00 . 292--301. Geuzebroek, M. J., van der Linden, J. T., and van de Goor, A. J. 2000. Test point insertion for compact test sets. In Proceedings of the IEEE International Test Conference. ITC'00. 292--301."},{"key":"e_1_3_2_1_7_1","volume-title":"Proceedings of the IEEE International Test Conference. ITC'02","author":"Geuzebroek M. J.","unstructured":"Geuzebroek , M. J. , van der Linden , J. T. , and van de Goor, A. J. 2002. Test point insertion that facilitates ATPG in reducing test time and data volume . In Proceedings of the IEEE International Test Conference. ITC'02 . 138--147. Geuzebroek, M. J., van der Linden, J. T., and van de Goor, A. J. 2002. Test point insertion that facilitates ATPG in reducing test time and data volume. In Proceedings of the IEEE International Test Conference. ITC'02. 138--147."},{"key":"e_1_3_2_1_8_1","doi-asserted-by":"publisher","DOI":"10.1145\/800139.804528"},{"key":"e_1_3_2_1_9_1","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2014.2323216"},{"key":"e_1_3_2_1_10_1","volume-title":"Proceedings of the IEEE International Test Conference. ITC'89","author":"Iyengar V. S.","unstructured":"Iyengar , V. S. and Brand , D . 1989. Synthesis of pseudorandom pattern testable designs . In Proceedings of the IEEE International Test Conference. ITC'89 . 501--508. Iyengar, V. S. and Brand, D. 1989. Synthesis of pseudorandom pattern testable designs. In Proceedings of the IEEE International Test Conference. ITC'89. 501--508."},{"key":"e_1_3_2_1_11_1","doi-asserted-by":"publisher","DOI":"10.1109\/ATS.2013.45"},{"key":"e_1_3_2_1_12_1","volume-title":"Proceedings of the IEEE Asian Test Symposium. ATS'97","author":"Nakao M.","unstructured":"Nakao , M. , Hatayama , K. , and Highasi , I . 1997. Accelerated test points selection method for scan-based BIST . In Proceedings of the IEEE Asian Test Symposium. ATS'97 . 359--364. Nakao, M., Hatayama, K., and Highasi, I. 1997. Accelerated test points selection method for scan-based BIST. In Proceedings of the IEEE Asian Test Symposium. ATS'97. 359--364."},{"key":"e_1_3_2_1_13_1","volume-title":"Proceedings of the International Conference on Dependable Systems and Networks. ICDSN'00","author":"Pomeranz I.","unstructured":"Pomeranz , I. , and Reddy , S. M . 2000. Test-point insertion to enhance test compaction for scan designs . In Proceedings of the International Conference on Dependable Systems and Networks. ICDSN'00 . 375--381. Pomeranz, I., and Reddy, S. M. 2000. Test-point insertion to enhance test compaction for scan designs. In Proceedings of the International Conference on Dependable Systems and Networks. ICDSN'00. 375--381."},{"key":"e_1_3_2_1_14_1","volume-title":"Proceedings of the IEEE International Test Conference. ITC'09","author":"Ren H.","unstructured":"Ren , H. , Kusko , M. , Kravets , V. , and Yaari , R . 2009. Low cost test point insertion without using extra registers for high performance design . In Proceedings of the IEEE International Test Conference. ITC'09 . Paper 12.2. Ren, H., Kusko, M., Kravets, V., and Yaari, R. 2009. Low cost test point insertion without using extra registers for high performance design. In Proceedings of the IEEE International Test Conference. ITC'09. Paper 12.2."},{"key":"e_1_3_2_1_15_1","doi-asserted-by":"publisher","DOI":"10.1109\/DFT.2008.39"},{"key":"e_1_3_2_1_16_1","volume-title":"Proceedings of the European Test Conference. ETC'91","author":"Seiss B. H.","unstructured":"Seiss , B. H. , Trouborst , P. , and Schulz , M . 1991. Test point insertion for scan-based BIST . In Proceedings of the European Test Conference. ETC'91 . 253--262. Seiss, B. H., Trouborst, P., and Schulz, M. 1991. Test point insertion for scan-based BIST. In Proceedings of the European Test Conference. ETC'91. 253--262."},{"key":"e_1_3_2_1_17_1","doi-asserted-by":"publisher","DOI":"10.5555\/1191824.1192175"},{"key":"e_1_3_2_1_18_1","volume-title":"Proceedings of the IEEE International Test Conference. ITC'96","author":"Tamarapalli N.","unstructured":"Tamarapalli , N. and Rajski , J . 1996. Constructive multiphase test point insertion for scan-based BIST . In Proceedings of the IEEE International Test Conference. ITC'96 . 649--658. Tamarapalli, N. and Rajski, J. 1996. Constructive multiphase test point insertion for scan-based BIST. In Proceedings of the IEEE International Test Conference. ITC'96. 649--658."},{"key":"e_1_3_2_1_19_1","doi-asserted-by":"publisher","DOI":"10.1145\/266021.266205"},{"key":"e_1_3_2_1_20_1","doi-asserted-by":"publisher","DOI":"10.1109\/DFT.2009.56"},{"key":"e_1_3_2_1_21_1","volume-title":"Proceedings of the IEEE Asian Test Symposium. ATS'02","author":"Yoshimura M.","unstructured":"Yoshimura , M. , Hosokawa , T. , and Ohta , M . 2002. A test point insertion method to reduce the number of test patterns . In Proceedings of the IEEE Asian Test Symposium. ATS'02 . 298--304. Yoshimura, M., Hosokawa, T., and Ohta, M. 2002. A test point insertion method to reduce the number of test patterns. In Proceedings of the IEEE Asian Test Symposium. ATS'02. 298--304."}],"event":{"name":"DAC '15: The 52nd Annual Design Automation Conference 2015","location":"San Francisco California","acronym":"DAC '15","sponsor":["SIGDA ACM Special Interest Group on Design Automation"]},"container-title":["Proceedings of the 52nd Annual Design Automation Conference"],"original-title":[],"link":[{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/2744769.2744817","content-type":"unspecified","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/dl.acm.org\/doi\/pdf\/10.1145\/2744769.2744817","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,6,18]],"date-time":"2025-06-18T06:12:02Z","timestamp":1750227122000},"score":1,"resource":{"primary":{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/2744769.2744817"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2015,6,7]]},"references-count":21,"alternative-id":["10.1145\/2744769.2744817","10.1145\/2744769"],"URL":"https:\/\/doi.org\/10.1145\/2744769.2744817","relation":{},"subject":[],"published":{"date-parts":[[2015,6,7]]},"assertion":[{"value":"2015-06-07","order":2,"name":"published","label":"Published","group":{"name":"publication_history","label":"Publication History"}}]}}