{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,10,24]],"date-time":"2025-10-24T16:40:06Z","timestamp":1761324006465,"version":"3.41.0"},"publisher-location":"New York, NY, USA","reference-count":17,"publisher":"ACM","license":[{"start":{"date-parts":[[2015,6,7]],"date-time":"2015-06-07T00:00:00Z","timestamp":1433635200000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/www.acm.org\/publications\/policies\/copyright_policy#Background"}],"content-domain":{"domain":["dl.acm.org"],"crossmark-restriction":true},"short-container-title":[],"published-print":{"date-parts":[[2015,6,7]]},"DOI":"10.1145\/2744769.2744854","type":"proceedings-article","created":{"date-parts":[[2015,6,2]],"date-time":"2015-06-02T05:35:02Z","timestamp":1433223302000},"page":"1-6","update-policy":"https:\/\/doi.org\/10.1145\/crossmark-policy","source":"Crossref","is-referenced-by-count":20,"title":["Improving formal timing analysis of switched ethernet by exploiting FIFO scheduling"],"prefix":"10.1145","author":[{"given":"Daniel","family":"Thiele","sequence":"first","affiliation":[{"name":"Technische Universit\u00e4t Braunschweig, Germany"}]},{"given":"Philip","family":"Axer","sequence":"additional","affiliation":[{"name":"Technische Universit\u00e4t Braunschweig, Germany"}]},{"given":"Rolf","family":"Ernst","sequence":"additional","affiliation":[{"name":"Technische Universit\u00e4t Braunschweig, Germany"}]}],"member":"320","published-online":{"date-parts":[[2015,6,7]]},"reference":[{"key":"e_1_3_2_1_1_1","doi-asserted-by":"publisher","DOI":"10.1145\/2593069.2593136"},{"key":"e_1_3_2_1_2_1","doi-asserted-by":"publisher","DOI":"10.1007\/s11241-011-9142-9"},{"key":"e_1_3_2_1_3_1","volume-title":"Schedulability Analysis of Ethernet AVB Switches. In International Conference on Real-Time Computing Systems and Applications (RTCSA)","author":"Bordoloi U. D.","year":"2014","unstructured":"U. D. Bordoloi , A. Aminifar , P. Eles , and Z. Peng . Schedulability Analysis of Ethernet AVB Switches. In International Conference on Real-Time Computing Systems and Applications (RTCSA) , 2014 . U. D. Bordoloi, A. Aminifar, P. Eles, and Z. Peng. Schedulability Analysis of Ethernet AVB Switches. In International Conference on Real-Time Computing Systems and Applications (RTCSA), 2014."},{"key":"e_1_3_2_1_4_1","doi-asserted-by":"publisher","DOI":"10.1007\/s11241-007-9012-7"},{"key":"e_1_3_2_1_5_1","volume-title":"Int. Workshop on Analysis Tools and Methodologies for Embedded and Real-time Systems","author":"Diemer J.","year":"2012","unstructured":"J. Diemer , P. Axer , and R. Ernst . Compositional Performance Analysis in Python with pyCPA . In Int. Workshop on Analysis Tools and Methodologies for Embedded and Real-time Systems , 2012 . J. Diemer, P. Axer, and R. Ernst. Compositional Performance Analysis in Python with pyCPA. In Int. Workshop on Analysis Tools and Methodologies for Embedded and Real-time Systems, 2012."},{"key":"e_1_3_2_1_6_1","volume-title":"Modeling of Ethernet AVB Networks for Worst-Case Timing Analysis. In MATHMOD - Vienna International Conference on Mathematical Modelling","author":"Diemer J.","year":"2012","unstructured":"J. Diemer , J. Rox , and R. Ernst . Modeling of Ethernet AVB Networks for Worst-Case Timing Analysis. In MATHMOD - Vienna International Conference on Mathematical Modelling , Vienna, Austria , 2012 . J. Diemer, J. Rox, and R. Ernst. Modeling of Ethernet AVB Networks for Worst-Case Timing Analysis. In MATHMOD - Vienna International Conference on Mathematical Modelling, Vienna, Austria, 2012."},{"key":"e_1_3_2_1_7_1","volume-title":"Formal Worst-Case Timing Analysis of Ethernet Topologies with Strict-Priority and AVB Switching. In IEEE International Symposium on Industrial Embedded Systems","author":"Diemer J.","year":"2012","unstructured":"J. Diemer , D. Thiele , and R. Ernst . Formal Worst-Case Timing Analysis of Ethernet Topologies with Strict-Priority and AVB Switching. In IEEE International Symposium on Industrial Embedded Systems , 2012 . J. Diemer, D. Thiele, and R. Ernst. Formal Worst-Case Timing Analysis of Ethernet Topologies with Strict-Priority and AVB Switching. In IEEE International Symposium on Industrial Embedded Systems, 2012."},{"key":"e_1_3_2_1_8_1","doi-asserted-by":"publisher","DOI":"10.1049\/ip-cdt:20045088"},{"key":"e_1_3_2_1_9_1","doi-asserted-by":"publisher","DOI":"10.1109\/ETFA.2013.6648054"},{"key":"e_1_3_2_1_10_1","doi-asserted-by":"publisher","DOI":"10.1109\/RTCSA.2014.6910523"},{"key":"e_1_3_2_1_11_1","doi-asserted-by":"publisher","DOI":"10.5555\/1898953.1899120"},{"key":"e_1_3_2_1_12_1","doi-asserted-by":"publisher","DOI":"10.1109\/ETFA.2013.6648024"},{"key":"e_1_3_2_1_13_1","volume-title":"Formal Timing Analysis of Full Duplex Switched Based Ethernet Network Architectures. In SAE World Congress","volume":"2010","author":"Rox J.","unstructured":"J. Rox and R. Ernst . Formal Timing Analysis of Full Duplex Switched Based Ethernet Network Architectures. In SAE World Congress , volume System Level Architecture Design Tools and Methods (AE318), 2010 . J. Rox and R. Ernst. Formal Timing Analysis of Full Duplex Switched Based Ethernet Network Architectures. In SAE World Congress, volume System Level Architecture Design Tools and Methods (AE318), 2010."},{"key":"e_1_3_2_1_14_1","doi-asserted-by":"publisher","DOI":"10.1145\/1450135.1450177"},{"key":"e_1_3_2_1_15_1","doi-asserted-by":"publisher","DOI":"10.1145\/2656075.2656090"},{"key":"e_1_3_2_1_16_1","doi-asserted-by":"publisher","DOI":"10.1109\/ISCAS.2000.858698"},{"key":"e_1_3_2_1_17_1","doi-asserted-by":"publisher","DOI":"10.1007\/BF01088593"}],"event":{"name":"DAC '15: The 52nd Annual Design Automation Conference 2015","sponsor":["SIGDA ACM Special Interest Group on Design Automation"],"location":"San Francisco California","acronym":"DAC '15"},"container-title":["Proceedings of the 52nd Annual Design Automation Conference"],"original-title":[],"link":[{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/2744769.2744854","content-type":"unspecified","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/dl.acm.org\/doi\/pdf\/10.1145\/2744769.2744854","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,6,18]],"date-time":"2025-06-18T06:12:02Z","timestamp":1750227122000},"score":1,"resource":{"primary":{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/2744769.2744854"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2015,6,7]]},"references-count":17,"alternative-id":["10.1145\/2744769.2744854","10.1145\/2744769"],"URL":"https:\/\/doi.org\/10.1145\/2744769.2744854","relation":{},"subject":[],"published":{"date-parts":[[2015,6,7]]},"assertion":[{"value":"2015-06-07","order":2,"name":"published","label":"Published","group":{"name":"publication_history","label":"Publication History"}}]}}