{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,9,26]],"date-time":"2025-09-26T13:29:10Z","timestamp":1758893350643,"version":"3.41.0"},"publisher-location":"New York, NY, USA","reference-count":29,"publisher":"ACM","license":[{"start":{"date-parts":[[2015,6,7]],"date-time":"2015-06-07T00:00:00Z","timestamp":1433635200000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/www.acm.org\/publications\/policies\/copyright_policy#Background"}],"funder":[{"name":"C-FAR","award":["30025645073"],"award-info":[{"award-number":["30025645073"]}]},{"DOI":"10.13039\/100000001","name":"National Science Foundation","doi-asserted-by":"publisher","award":["CCF-0926127"],"award-info":[{"award-number":["CCF-0926127"]}],"id":[{"id":"10.13039\/100000001","id-type":"DOI","asserted-by":"publisher"}]}],"content-domain":{"domain":["dl.acm.org"],"crossmark-restriction":true},"short-container-title":[],"published-print":{"date-parts":[[2015,6,7]]},"DOI":"10.1145\/2744769.2744879","type":"proceedings-article","created":{"date-parts":[[2015,6,2]],"date-time":"2015-06-02T05:35:02Z","timestamp":1433223302000},"page":"1-6","update-policy":"https:\/\/doi.org\/10.1145\/crossmark-policy","source":"Crossref","is-referenced-by-count":24,"title":["On-chip interconnection network for accelerator-rich architectures"],"prefix":"10.1145","author":[{"given":"Jason","family":"Cong","sequence":"first","affiliation":[{"name":"Center for Domain Specific Computing, UCLA"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Michael","family":"Gill","sequence":"additional","affiliation":[{"name":"Center for Domain Specific Computing, UCLA"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Yuchen","family":"Hao","sequence":"additional","affiliation":[{"name":"Center for Domain Specific Computing, UCLA"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Glenn","family":"Reinman","sequence":"additional","affiliation":[{"name":"Center for Domain Specific Computing, UCLA"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Bo","family":"Yuan","sequence":"additional","affiliation":[{"name":"Center for Domain Specific Computing, UCLA"}],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"320","published-online":{"date-parts":[[2015,6,7]]},"reference":[{"key":"e_1_3_2_1_1_1","unstructured":"\"The mobile robot programming toolkit.\" {Online}. Available: http:\/\/www.mrpt.org\/  \"The mobile robot programming toolkit.\" {Online}. Available: http:\/\/www.mrpt.org\/"},{"key":"e_1_3_2_1_2_1","first-page":"33","volume-title":"April","author":"Agarwal N.","unstructured":"N. Agarwal : A detailed on-chip network model inside a full-system simulator,\" in ISPASS , April , pp. 33 -- 42 . N. Agarwal et al., \"Garnet: A detailed on-chip network model inside a full-system simulator,\" in ISPASS, April, pp. 33--42."},{"key":"e_1_3_2_1_3_1","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.2010.50"},{"key":"e_1_3_2_1_4_1","volume-title":"dissertation","author":"Bienia C.","year":"2011","unstructured":"C. Bienia , \"Benchmarking modern multiprocessors,\" Ph. D. dissertation , Princeton University , January 2011 . C. Bienia, \"Benchmarking modern multiprocessors,\" Ph.D. dissertation, Princeton University, January 2011."},{"key":"e_1_3_2_1_5_1","doi-asserted-by":"publisher","DOI":"10.1109\/ISCA.2008.33"},{"key":"e_1_3_2_1_6_1","doi-asserted-by":"publisher","DOI":"10.1109\/MDT.2010.141"},{"key":"e_1_3_2_1_7_1","doi-asserted-by":"publisher","DOI":"10.1145\/2228360.2228512"},{"key":"e_1_3_2_1_8_1","doi-asserted-by":"publisher","DOI":"10.1145\/2584664"},{"key":"e_1_3_2_1_9_1","doi-asserted-by":"publisher","DOI":"10.1145\/2333660.2333715"},{"key":"e_1_3_2_1_10_1","volume-title":"Optimization of interconnects between accelerators and shared memories in dark silicon,\" in ICCAD","author":"Cong J.","year":"2013","unstructured":"J. Cong , \" Optimization of interconnects between accelerators and shared memories in dark silicon,\" in ICCAD , 2013 . J. Cong et al., \"Optimization of interconnects between accelerators and shared memories in dark silicon,\" in ICCAD, 2013."},{"key":"e_1_3_2_1_11_1","doi-asserted-by":"publisher","DOI":"10.1145\/2024724.2024938"},{"key":"e_1_3_2_1_12_1","doi-asserted-by":"publisher","DOI":"10.1147\/JRD.2009.2036980"},{"key":"e_1_3_2_1_13_1","doi-asserted-by":"publisher","DOI":"10.1109\/MDT.2005.99"},{"key":"e_1_3_2_1_14_1","volume-title":"Garp: A mips processor with a reconfigurable coprocessor,\" in FPT","author":"Hauser J. R.","year":"1997","unstructured":"J. R. Hauser , \" Garp: A mips processor with a reconfigurable coprocessor,\" in FPT , 1997 . J. R. Hauser et al., \"Garp: A mips processor with a reconfigurable coprocessor,\" in FPT, 1997."},{"key":"e_1_3_2_1_15_1","volume-title":"Efficient data streaming with on-chip accelerators: Opportunities and challenges,\" in HPCA","author":"Hou R.","year":"2011","unstructured":"R. Hou , \" Efficient data streaming with on-chip accelerators: Opportunities and challenges,\" in HPCA , 2011 . R. Hou et al., \"Efficient data streaming with on-chip accelerators: Opportunities and challenges,\" in HPCA, 2011."},{"key":"e_1_3_2_1_16_1","volume-title":"Circuit-switched coherence,\" in NOCS","author":"Jerger N. D. E.","year":"2008","unstructured":"N. D. E. Jerger , \" Circuit-switched coherence,\" in NOCS , 2008 . N. D. E. Jerger et al., \"Circuit-switched coherence,\" in NOCS, 2008."},{"key":"e_1_3_2_1_17_1","volume-title":"Orion 2.0: A fast and accurate noc power and area model for early-stage design space exploration,\" in DATE","author":"Kahng A. B.","year":"2009","unstructured":"A. B. Kahng , \" Orion 2.0: A fast and accurate noc power and area model for early-stage design space exploration,\" in DATE , 2009 . A. B. Kahng et al., \"Orion 2.0: A fast and accurate noc power and area model for early-stage design space exploration,\" in DATE, 2009."},{"key":"e_1_3_2_1_18_1","doi-asserted-by":"publisher","DOI":"10.1145\/1250662.1250681"},{"key":"e_1_3_2_1_19_1","doi-asserted-by":"publisher","DOI":"10.1145\/2086696.2086727"},{"key":"e_1_3_2_1_20_1","doi-asserted-by":"publisher","DOI":"10.1109\/2.982916"},{"key":"e_1_3_2_1_21_1","doi-asserted-by":"publisher","DOI":"10.1145\/1105734.1105747"},{"key":"e_1_3_2_1_22_1","volume-title":"An 8-core, 64-thread, 64-bit, power efficient sparc soc (niagara 2),\" ISSCC","author":"Nawathe U.","year":"2007","unstructured":"U. Nawathe , \" An 8-core, 64-thread, 64-bit, power efficient sparc soc (niagara 2),\" ISSCC , 2007 . U. Nawathe et al., \"An 8-core, 64-thread, 64-bit, power efficient sparc soc (niagara 2),\" ISSCC, 2007."},{"key":"e_1_3_2_1_23_1","doi-asserted-by":"publisher","DOI":"10.1145\/1669112.1669160"},{"key":"e_1_3_2_1_24_1","doi-asserted-by":"publisher","DOI":"10.1145\/1360612.1360617"},{"key":"e_1_3_2_1_25_1","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2007.910957"},{"key":"e_1_3_2_1_26_1","doi-asserted-by":"publisher","DOI":"10.1109\/MM.2007.89"},{"key":"e_1_3_2_1_27_1","volume-title":"Socbus: Switched network on chip for hard real time embedded systems,\" in IPDPS","author":"Wiklund D.","year":"2003","unstructured":"D. Wiklund , \" Socbus: Switched network on chip for hard real time embedded systems,\" in IPDPS , 2003 . D. Wiklund et al., \"Socbus: Switched network on chip for hard real time embedded systems,\" in IPDPS, 2003."},{"key":"e_1_3_2_1_28_1","doi-asserted-by":"publisher","DOI":"10.1109\/IPDPS.2005.95"},{"key":"e_1_3_2_1_29_1","doi-asserted-by":"publisher","DOI":"10.1109\/IPDPS.2014.40"}],"event":{"name":"DAC '15: The 52nd Annual Design Automation Conference 2015","sponsor":["SIGDA ACM Special Interest Group on Design Automation"],"location":"San Francisco California","acronym":"DAC '15"},"container-title":["Proceedings of the 52nd Annual Design Automation Conference"],"original-title":[],"link":[{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/2744769.2744879","content-type":"unspecified","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/dl.acm.org\/doi\/pdf\/10.1145\/2744769.2744879","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,6,18]],"date-time":"2025-06-18T06:12:35Z","timestamp":1750227155000},"score":1,"resource":{"primary":{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/2744769.2744879"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2015,6,7]]},"references-count":29,"alternative-id":["10.1145\/2744769.2744879","10.1145\/2744769"],"URL":"https:\/\/doi.org\/10.1145\/2744769.2744879","relation":{},"subject":[],"published":{"date-parts":[[2015,6,7]]},"assertion":[{"value":"2015-06-07","order":2,"name":"published","label":"Published","group":{"name":"publication_history","label":"Publication History"}}]}}