{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,9,29]],"date-time":"2025-09-29T11:47:11Z","timestamp":1759146431481,"version":"3.41.0"},"publisher-location":"New York, NY, USA","reference-count":22,"publisher":"ACM","license":[{"start":{"date-parts":[[2015,6,7]],"date-time":"2015-06-07T00:00:00Z","timestamp":1433635200000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/www.acm.org\/publications\/policies\/copyright_policy#Background"}],"funder":[{"name":"National Science Foundation","award":["CNS-1117425, CAREER-1253024, CCF-1318826, CNS-1421022, CNS-1421068"],"award-info":[{"award-number":["CNS-1117425, CAREER-1253024, CCF-1318826, CNS-1421022, CNS-1421068"]}]}],"content-domain":{"domain":["dl.acm.org"],"crossmark-restriction":true},"short-container-title":[],"published-print":{"date-parts":[[2015,6,7]]},"DOI":"10.1145\/2744769.2744881","type":"proceedings-article","created":{"date-parts":[[2015,6,2]],"date-time":"2015-06-02T05:35:02Z","timestamp":1433223302000},"page":"1-6","update-policy":"https:\/\/doi.org\/10.1145\/crossmark-policy","source":"Crossref","is-referenced-by-count":7,"title":["Opportunistic turbo execution in NTC"],"prefix":"10.1145","author":[{"given":"Hu","family":"Chen","sequence":"first","affiliation":[{"name":"Utah State University"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Dieudonne","family":"Manzi","sequence":"additional","affiliation":[{"name":"Utah State University"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Sanghamitra","family":"Roy","sequence":"additional","affiliation":[{"name":"Utah State University"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Koushik","family":"Chakraborty","sequence":"additional","affiliation":[{"name":"Utah State University"}],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"320","published-online":{"date-parts":[[2015,6,7]]},"reference":[{"key":"e_1_3_2_1_1_1","unstructured":"AMD Turbo Core Technology. http:\/\/www.amd.com\/en-us\/innovations\/software-technologies\/turbo-core. AMD Turbo Core Technology. http:\/\/www.amd.com\/en-us\/innovations\/software-technologies\/turbo-core."},{"key":"e_1_3_2_1_2_1","unstructured":"ARM Cortex-A Series. http:\/\/www.arm.com\/products\/processors\/cortex-a\/. ARM Cortex-A Series. http:\/\/www.arm.com\/products\/processors\/cortex-a\/."},{"key":"e_1_3_2_1_3_1","unstructured":"Intel Core-i7 Processors. http:\/\/www.intel.com\/content\/www\/us\/en\/processors\/core\/core-i7-processor.html. Intel Core-i7 Processors. http:\/\/www.intel.com\/content\/www\/us\/en\/processors\/core\/core-i7-processor.html."},{"volume-title":"CPU2006 benchmarks. http:\/\/www.spec.org\/cpu2006\/.","author":"SPEC","key":"e_1_3_2_1_4_1"},{"key":"e_1_3_2_1_5_1","doi-asserted-by":"publisher","DOI":"10.1145\/2024716.2024718"},{"key":"e_1_3_2_1_6_1","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2006.891726"},{"key":"e_1_3_2_1_7_1","doi-asserted-by":"publisher","DOI":"10.1145\/2000064.2000067"},{"key":"e_1_3_2_1_8_1","first-page":"2","article-title":"and others Near-Threshold Computing","volume":"98","author":"Dreslinski R. G","year":"2010","journal-title":"Reclaiming Moore's Law Through Energy Efficient Integrated Circuits. Proceedings of the IEEE"},{"key":"e_1_3_2_1_9_1","doi-asserted-by":"publisher","DOI":"10.1145\/1669112.1669172"},{"key":"e_1_3_2_1_10_1","doi-asserted-by":"publisher","DOI":"10.1145\/966747.966750"},{"key":"e_1_3_2_1_11_1","first-page":"2","article-title":"and others Ultralow-Power Design","volume":"98","author":"Markovic D","year":"2010","journal-title":"Near-Threshold Region. Proceedings of the IEEE"},{"key":"e_1_3_2_1_12_1","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.2012.6168942"},{"key":"e_1_3_2_1_13_1","doi-asserted-by":"publisher","DOI":"10.1145\/1773814.1773819"},{"volume-title":"Morgan Kaufmann","year":"2009","author":"Patterson D. A.","key":"e_1_3_2_1_14_1"},{"key":"e_1_3_2_1_15_1","doi-asserted-by":"publisher","DOI":"10.1145\/2228360.2228571"},{"key":"e_1_3_2_1_16_1","first-page":"625","volume-title":"Proc. of ICCAD","author":"Pu Y.","year":"2010"},{"key":"e_1_3_2_1_17_1","doi-asserted-by":"publisher","DOI":"10.1145\/2024724.2024943"},{"key":"e_1_3_2_1_18_1","doi-asserted-by":"publisher","DOI":"10.1145\/605397.605403"},{"key":"e_1_3_2_1_19_1","first-page":"318","volume-title":"Proc. of ICCAD","author":"Wang H.","year":"2013"},{"key":"e_1_3_2_1_20_1","volume-title":"CMOS VLSI Design: A Circuits and Systems Perspective","author":"Weste N.","year":"2010","edition":"4"},{"key":"e_1_3_2_1_21_1","doi-asserted-by":"publisher","DOI":"10.1145\/996566.996798"},{"volume-title":"June","year":"2012","author":"Zhao W.","key":"e_1_3_2_1_22_1"}],"event":{"name":"DAC '15: The 52nd Annual Design Automation Conference 2015","sponsor":["SIGDA ACM Special Interest Group on Design Automation"],"location":"San Francisco California","acronym":"DAC '15"},"container-title":["Proceedings of the 52nd Annual Design Automation Conference"],"original-title":[],"link":[{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/2744769.2744881","content-type":"unspecified","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/dl.acm.org\/doi\/pdf\/10.1145\/2744769.2744881","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,6,18]],"date-time":"2025-06-18T06:12:35Z","timestamp":1750227155000},"score":1,"resource":{"primary":{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/2744769.2744881"}},"subtitle":["exploiting the paradigm shift in performance bottlenecks"],"short-title":[],"issued":{"date-parts":[[2015,6,7]]},"references-count":22,"alternative-id":["10.1145\/2744769.2744881","10.1145\/2744769"],"URL":"https:\/\/doi.org\/10.1145\/2744769.2744881","relation":{},"subject":[],"published":{"date-parts":[[2015,6,7]]},"assertion":[{"value":"2015-06-07","order":2,"name":"published","label":"Published","group":{"name":"publication_history","label":"Publication History"}}]}}