{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,6,19]],"date-time":"2026-06-19T16:28:05Z","timestamp":1781886485869,"version":"3.54.5"},"publisher-location":"New York, NY, USA","reference-count":14,"publisher":"ACM","license":[{"start":{"date-parts":[[2015,6,7]],"date-time":"2015-06-07T00:00:00Z","timestamp":1433635200000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/www.acm.org\/publications\/policies\/copyright_policy#Background"}],"content-domain":{"domain":["dl.acm.org"],"crossmark-restriction":true},"short-container-title":[],"published-print":{"date-parts":[[2015,6,7]]},"DOI":"10.1145\/2744769.2744893","type":"proceedings-article","created":{"date-parts":[[2015,6,2]],"date-time":"2015-06-02T05:35:02Z","timestamp":1433223302000},"page":"1-6","update-policy":"https:\/\/doi.org\/10.1145\/crossmark-policy","source":"Crossref","is-referenced-by-count":15,"title":["Physically aware high level synthesis design flow"],"prefix":"10.1145","author":[{"given":"Masato","family":"Tatsuoka","sequence":"first","affiliation":[{"name":"Socionext, Inc."}],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Ryosuke","family":"Watanabe","sequence":"additional","affiliation":[{"name":"Socionext, Inc."}],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Tatsushi","family":"Otsuka","sequence":"additional","affiliation":[{"name":"Socionext, Inc."}],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Takashi","family":"Hasegawa","sequence":"additional","affiliation":[{"name":"Socionext, Inc."}],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Qiang","family":"Zhu","sequence":"additional","affiliation":[{"name":"Cadence Design Systems, Japan"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Ryosuke","family":"Okamura","sequence":"additional","affiliation":[{"name":"Cadence Design Systems, Japan"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Xingri","family":"Li","sequence":"additional","affiliation":[{"name":"Cadence Design Systems, Japan"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Tsuyoshi","family":"Takabatake","sequence":"additional","affiliation":[{"name":"Cadence Design Systems, Japan"}],"role":[{"vocabulary":"crossref","role":"author"}]}],"member":"320","published-online":{"date-parts":[[2015,6,7]]},"reference":[{"key":"e_1_3_2_1_1_1","doi-asserted-by":"publisher","DOI":"10.1109\/PACIIA.2008.205"},{"key":"e_1_3_2_1_2_1","doi-asserted-by":"publisher","DOI":"10.1145\/2160916.2160952"},{"key":"e_1_3_2_1_3_1","doi-asserted-by":"publisher","DOI":"10.1145\/2228360.2228587"},{"key":"e_1_3_2_1_4_1","doi-asserted-by":"publisher","DOI":"10.1145\/774572.774663"},{"key":"e_1_3_2_1_5_1","unstructured":"M. Clarke D. Hammerschlag M. Rardon and A. Sood. Eliminating Routing Congestion Issues with Logic Synthesis. Cadence White Paper http:\/\/www.cadence.com\/rl\/resources\/white_papers\/routing_congestion_wp.pdf  M. Clarke D. Hammerschlag M. Rardon and A. Sood. Eliminating Routing Congestion Issues with Logic Synthesis. Cadence White Paper http:\/\/www.cadence.com\/rl\/resources\/white_papers\/routing_congestion_wp.pdf"},{"key":"e_1_3_2_1_6_1","first-page":"212","volume-title":"ASIC'03","author":"Wang Y.","year":"2003"},{"key":"e_1_3_2_1_7_1","doi-asserted-by":"publisher","DOI":"10.5555\/882452.874538"},{"key":"e_1_3_2_1_8_1","doi-asserted-by":"publisher","DOI":"10.1109\/ISVLSI.2006.8"},{"key":"e_1_3_2_1_9_1","doi-asserted-by":"publisher","DOI":"10.1145\/127601.127748"},{"key":"e_1_3_2_1_10_1","doi-asserted-by":"publisher","DOI":"10.1145\/288548.289063"},{"key":"e_1_3_2_1_11_1","doi-asserted-by":"publisher","DOI":"10.1109\/ISCAS.1996.542088"},{"key":"e_1_3_2_1_12_1","unstructured":"Encounter RTL Complier Advanced Physical Option DataSheet (RCP) http:\/\/www.cadence.com\/rl\/Resources\/datasheets\/rtl_physical_ds.pdf  Encounter RTL Complier Advanced Physical Option DataSheet (RCP) http:\/\/www.cadence.com\/rl\/Resources\/datasheets\/rtl_physical_ds.pdf"},{"key":"e_1_3_2_1_13_1","unstructured":"C-to-Silicon Compiler http:\/\/www.cadence.com\/products\/sd\/silicon_compiler\/pages\/default.aspx  C-to-Silicon Compiler http:\/\/www.cadence.com\/products\/sd\/silicon_compiler\/pages\/default.aspx"},{"key":"e_1_3_2_1_14_1","unstructured":"Accellera Systems Initiative http:\/\/www.accellera.org\/downloads\/standards\/systemc  Accellera Systems Initiative http:\/\/www.accellera.org\/downloads\/standards\/systemc"}],"event":{"name":"DAC '15: The 52nd Annual Design Automation Conference 2015","location":"San Francisco California","acronym":"DAC '15","sponsor":["SIGDA ACM Special Interest Group on Design Automation"]},"container-title":["Proceedings of the 52nd Annual Design Automation Conference"],"original-title":[],"link":[{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/2744769.2744893","content-type":"unspecified","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/dl.acm.org\/doi\/pdf\/10.1145\/2744769.2744893","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,6,18]],"date-time":"2025-06-18T06:12:36Z","timestamp":1750227156000},"score":1,"resource":{"primary":{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/2744769.2744893"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2015,6,7]]},"references-count":14,"alternative-id":["10.1145\/2744769.2744893","10.1145\/2744769"],"URL":"https:\/\/doi.org\/10.1145\/2744769.2744893","relation":{},"subject":[],"published":{"date-parts":[[2015,6,7]]},"assertion":[{"value":"2015-06-07","order":2,"name":"published","label":"Published","group":{"name":"publication_history","label":"Publication History"}}]}}