{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,4,22]],"date-time":"2026-04-22T15:37:54Z","timestamp":1776872274486,"version":"3.51.2"},"publisher-location":"New York, NY, USA","reference-count":29,"publisher":"ACM","license":[{"start":{"date-parts":[[2015,6,7]],"date-time":"2015-06-07T00:00:00Z","timestamp":1433635200000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/www.acm.org\/publications\/policies\/copyright_policy#Background"}],"funder":[{"DOI":"10.13039\/100000001","name":"National Science Foundation","doi-asserted-by":"publisher","award":["1422331,0747242"],"award-info":[{"award-number":["1422331,0747242"]}],"id":[{"id":"10.13039\/100000001","id-type":"DOI","asserted-by":"publisher"}]},{"DOI":"10.13039\/501100001809","name":"National Natural Science Foundation of China","doi-asserted-by":"publisher","award":["71318301,61328491,61472179"],"award-info":[{"award-number":["71318301,61328491,61472179"]}],"id":[{"id":"10.13039\/501100001809","id-type":"DOI","asserted-by":"publisher"}]}],"content-domain":{"domain":["dl.acm.org"],"crossmark-restriction":true},"short-container-title":[],"published-print":{"date-parts":[[2015,6,7]]},"DOI":"10.1145\/2744769.2744908","type":"proceedings-article","created":{"date-parts":[[2015,6,2]],"date-time":"2015-06-02T05:35:02Z","timestamp":1433223302000},"page":"1-6","update-policy":"https:\/\/doi.org\/10.1145\/crossmark-policy","source":"Crossref","is-referenced-by-count":47,"title":["Selective restore"],"prefix":"10.1145","author":[{"given":"Rujia","family":"Wang","sequence":"first","affiliation":[{"name":"University of Pittsburgh"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Lei","family":"Jiang","sequence":"additional","affiliation":[{"name":"University of Pittsburgh"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Youtao","family":"Zhang","sequence":"additional","affiliation":[{"name":"University of Pittsburgh"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Linzhang","family":"Wang","sequence":"additional","affiliation":[{"name":"Nanjing University"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Jun","family":"Yang","sequence":"additional","affiliation":[{"name":"University of Pittsburgh"}],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"320","published-online":{"date-parts":[[2015,6,7]]},"reference":[{"key":"e_1_3_2_1_1_1","volume-title":"A high-speed current mode sense amplifier for Spin-Torque Transfer Magnetic Random Access Memory,\" in MWSCAS","author":"Cheng C.-T.","year":"2010","unstructured":"C.-T. Cheng , , \" A high-speed current mode sense amplifier for Spin-Torque Transfer Magnetic Random Access Memory,\" in MWSCAS , 2010 . C.-T. Cheng, et al., \"A high-speed current mode sense amplifier for Spin-Torque Transfer Magnetic Random Access Memory,\" in MWSCAS, 2010."},{"key":"e_1_3_2_1_2_1","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2012.2224256"},{"key":"e_1_3_2_1_3_1","doi-asserted-by":"publisher","DOI":"10.1145\/1391469.1391610"},{"key":"e_1_3_2_1_4_1","volume-title":"Latest Advances and Roadmap for In-Plane and Perpendicular STT-RAM,\" in IMW","author":"Driskill-Smith A.","year":"2011","unstructured":"A. Driskill-Smith , , \" Latest Advances and Roadmap for In-Plane and Perpendicular STT-RAM,\" in IMW , 2011 . A. Driskill-Smith, et al., \"Latest Advances and Roadmap for In-Plane and Perpendicular STT-RAM,\" in IMW, 2011."},{"key":"e_1_3_2_1_5_1","volume-title":"Negative-resistance read and write schemes for STT-MRAM in 0.13 μm CMOS,\" in ISSCC","author":"Halupka D.","year":"2010","unstructured":"D. Halupka , , \" Negative-resistance read and write schemes for STT-MRAM in 0.13 μm CMOS,\" in ISSCC , 2010 . D. Halupka, et al., \"Negative-resistance read and write schemes for STT-MRAM in 0.13 μm CMOS,\" in ISSCC, 2010."},{"key":"e_1_3_2_1_6_1","doi-asserted-by":"publisher","DOI":"10.1109\/IEDM.2005.1609379"},{"key":"e_1_3_2_1_7_1","unstructured":"HTC \"Desire 820 \" 2014 http:\/\/blog.htc.com\/2014\/09\/htc-desire-820\/.  HTC \"Desire 820 \" 2014 http:\/\/blog.htc.com\/2014\/09\/htc-desire-820\/."},{"issue":"6","key":"e_1_3_2_1_8_1","first-page":"33","volume":"18","author":"Huai Y.","year":"2008","unstructured":"Y. Huai , \"Spin-transfer torque MRAM (STT-MRAM): Challenges and prospects,\" AAPPS Bulletin , 18 ( 6 ): 33 -- 40 , 2008 . Y. Huai, \"Spin-transfer torque MRAM (STT-MRAM): Challenges and prospects,\" AAPPS Bulletin, 18(6):33--40, 2008.","journal-title":"AAPPS Bulletin"},{"key":"e_1_3_2_1_9_1","unstructured":"Intel \"Atom Z3795 \" 2014 http:\/\/ark.intel.com\/products\/80267.  Intel \"Atom Z3795 \" 2014 http:\/\/ark.intel.com\/products\/80267."},{"key":"e_1_3_2_1_10_1","doi-asserted-by":"publisher","DOI":"10.1145\/2228360.2228521"},{"key":"e_1_3_2_1_11_1","volume-title":"2Mb Spin-Transfer Torque RAM (SPRAM) with Bit-by-Bit Bidirectional Current Write and Parallelizing-Direction Current Read,\" in ISSCC","author":"Kawahara T.","year":"2007","unstructured":"T. Kawahara , , \" 2Mb Spin-Transfer Torque RAM (SPRAM) with Bit-by-Bit Bidirectional Current Write and Parallelizing-Direction Current Read,\" in ISSCC , 2007 . T. Kawahara, et al., \"2Mb Spin-Transfer Torque RAM (SPRAM) with Bit-by-Bit Bidirectional Current Write and Parallelizing-Direction Current Read,\" in ISSCC, 2007."},{"key":"e_1_3_2_1_12_1","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2007.909751"},{"key":"e_1_3_2_1_13_1","doi-asserted-by":"publisher","DOI":"10.1109\/ISQED.2006.73"},{"key":"e_1_3_2_1_14_1","unstructured":"Lenovo \"Thinkpad10 \" 2014 http:\/\/shop.lenovo.com\/us\/en\/tablets\/thiakpad\/thinkpad-10\/.  Lenovo \"Thinkpad10 \" 2014 http:\/\/shop.lenovo.com\/us\/en\/tablets\/thiakpad\/thinkpad-10\/."},{"key":"e_1_3_2_1_15_1","volume-title":"Variation-tolerant Spin-Torque Transfer (STT) MRAM array for yield enhancement,\" in CICC","author":"Li J.","year":"2008","unstructured":"J. Li , , \" Variation-tolerant Spin-Torque Transfer (STT) MRAM array for yield enhancement,\" in CICC , 2008 . J. Li, et al., \"Variation-tolerant Spin-Torque Transfer (STT) MRAM array for yield enhancement,\" in CICC, 2008."},{"key":"e_1_3_2_1_16_1","doi-asserted-by":"publisher","DOI":"10.1145\/1065010.1065034"},{"key":"e_1_3_2_1_17_1","unstructured":"MediaTek \"MT5692 \" 2013 http:\/\/event.mediatek.com\/_en_octacore\/.  MediaTek \"MT5692 \" 2013 http:\/\/event.mediatek.com\/_en_octacore\/."},{"key":"e_1_3_2_1_18_1","doi-asserted-by":"publisher","DOI":"10.1109\/IEDM.2009.5424382"},{"key":"e_1_3_2_1_19_1","unstructured":"Qualcomm \"Snapdragon 615 \" 2013 https:\/\/www.qualcomm.com\/products\/snapdragon\/processors\/615.  Qualcomm \"Snapdragon 615 \" 2013 https:\/\/www.qualcomm.com\/products\/snapdragon\/processors\/615."},{"key":"e_1_3_2_1_20_1","doi-asserted-by":"publisher","DOI":"10.1145\/1555349.1555372"},{"key":"e_1_3_2_1_21_1","doi-asserted-by":"publisher","DOI":"10.1145\/2333660.2333673"},{"key":"e_1_3_2_1_22_1","doi-asserted-by":"crossref","unstructured":"C. W. Smullen IV et al. \"The STeTSiMS STT-RAM Simulation and Modeling System \" in ICCAD 2011.   C. W. Smullen IV et al. \"The STeTSiMS STT-RAM Simulation and Modeling System \" in ICCAD 2011.","DOI":"10.1109\/ICCAD.2011.6105348"},{"key":"e_1_3_2_1_23_1","volume-title":"Highly-scalable disruptive reading scheme for Gb-scale SPRAM and beyond,\" in IMW","author":"Takemura R.","year":"2010","unstructured":"R. Takemura , , \" Highly-scalable disruptive reading scheme for Gb-scale SPRAM and beyond,\" in IMW , 2010 . R. Takemura, et al., \"Highly-scalable disruptive reading scheme for Gb-scale SPRAM and beyond,\" in IMW, 2010."},{"key":"e_1_3_2_1_24_1","volume-title":"Adaptive placement and migration policy for an STT-RAM-based hybrid cache,\" in HPCA","author":"Wang Z.","year":"2014","unstructured":"Z. Wang , , \" Adaptive placement and migration policy for an STT-RAM-based hybrid cache,\" in HPCA , 2014 . Z. Wang, et al., \"Adaptive placement and migration policy for an STT-RAM-based hybrid cache,\" in HPCA, 2014."},{"key":"e_1_3_2_1_25_1","doi-asserted-by":"publisher","DOI":"10.1145\/1815961.1815973"},{"key":"e_1_3_2_1_26_1","doi-asserted-by":"publisher","DOI":"10.1145\/1555754.1555761"},{"key":"e_1_3_2_1_27_1","volume-title":"The Prospect of STT-RAM Scaling From Readability Perspective,\" TMAG, 48(11)","author":"Zhang Y.","year":"2012","unstructured":"Y. Zhang , , \" The Prospect of STT-RAM Scaling From Readability Perspective,\" TMAG, 48(11) , 2012 . Y. Zhang, et al., \"The Prospect of STT-RAM Scaling From Readability Perspective,\" TMAG, 48(11), 2012."},{"issue":"10","key":"e_1_3_2_1_28_1","volume":"45","author":"Zhao W.","year":"2009","unstructured":"W. Zhao , High Speed , High Stability and Low Power Sensing Amplifier for MTJ\/CMOS Hybrid Logic Circuits ,\" IEEE Trans. on Magnetics , 45 ( 10 ), 2009 . W. Zhao, et al., \"High Speed, High Stability and Low Power Sensing Amplifier for MTJ\/CMOS Hybrid Logic Circuits,\" IEEE Trans. on Magnetics, 45(10), 2009.","journal-title":"IEEE Trans. on Magnetics"},{"key":"e_1_3_2_1_29_1","volume-title":"A new concept in cache design,\" CAINE","author":"Nagi","year":"1995","unstructured":"Mekhiel, Nagi N, \"Multi-level cache with most frequently used policy : A new concept in cache design,\" CAINE , 1995 Mekhiel, Nagi N, \"Multi-level cache with most frequently used policy: A new concept in cache design,\" CAINE, 1995"}],"event":{"name":"DAC '15: The 52nd Annual Design Automation Conference 2015","location":"San Francisco California","acronym":"DAC '15","sponsor":["SIGDA ACM Special Interest Group on Design Automation"]},"container-title":["Proceedings of the 52nd Annual Design Automation Conference"],"original-title":[],"link":[{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/2744769.2744908","content-type":"unspecified","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/dl.acm.org\/doi\/pdf\/10.1145\/2744769.2744908","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,6,18]],"date-time":"2025-06-18T06:12:36Z","timestamp":1750227156000},"score":1,"resource":{"primary":{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/2744769.2744908"}},"subtitle":["an energy efficient read disturbance mitigation scheme for future STT-MRAM"],"short-title":[],"issued":{"date-parts":[[2015,6,7]]},"references-count":29,"alternative-id":["10.1145\/2744769.2744908","10.1145\/2744769"],"URL":"https:\/\/doi.org\/10.1145\/2744769.2744908","relation":{},"subject":[],"published":{"date-parts":[[2015,6,7]]},"assertion":[{"value":"2015-06-07","order":2,"name":"published","label":"Published","group":{"name":"publication_history","label":"Publication History"}}]}}