{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,6,18]],"date-time":"2025-06-18T06:40:09Z","timestamp":1750228809000,"version":"3.41.0"},"publisher-location":"New York, NY, USA","reference-count":15,"publisher":"ACM","license":[{"start":{"date-parts":[[2015,6,7]],"date-time":"2015-06-07T00:00:00Z","timestamp":1433635200000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/www.acm.org\/publications\/policies\/copyright_policy#Background"}],"funder":[{"DOI":"10.13039\/100000028","name":"Semiconductor Research Corporation","doi-asserted-by":"publisher","id":[{"id":"10.13039\/100000028","id-type":"DOI","asserted-by":"publisher"}]},{"DOI":"10.13039\/100000001","name":"National Science Foundation","doi-asserted-by":"publisher","id":[{"id":"10.13039\/100000001","id-type":"DOI","asserted-by":"publisher"}]}],"content-domain":{"domain":["dl.acm.org"],"crossmark-restriction":true},"short-container-title":[],"published-print":{"date-parts":[[2015,6,7]]},"DOI":"10.1145\/2744769.2744910","type":"proceedings-article","created":{"date-parts":[[2015,6,2]],"date-time":"2015-06-02T05:35:02Z","timestamp":1433223302000},"page":"1-6","update-policy":"https:\/\/doi.org\/10.1145\/crossmark-policy","source":"Crossref","is-referenced-by-count":2,"title":["Sequential equivalence checking of clock-gated circuits"],"prefix":"10.1145","author":[{"given":"Yu-Yun","family":"Dai","sequence":"first","affiliation":[{"name":"University of California, Berkeley"}]},{"given":"Kei-Yong","family":"Khoo","sequence":"additional","affiliation":[{"name":"Cadence Design Systems Inc., San Jose"}]},{"given":"Robert K.","family":"Brayton","sequence":"additional","affiliation":[{"name":"University of California, Berkeley"}]}],"member":"320","published-online":{"date-parts":[[2015,6,7]]},"reference":[{"unstructured":"Hardware Model Checking Competition 2013. http:\/\/fmv.jku.at\/hwmcc13\/. Hardware Model Checking Competition 2013. http:\/\/fmv.jku.at\/hwmcc13\/.","key":"e_1_3_2_1_1_1"},{"unstructured":"Hardware Model Checking Competition 2014. http:\/\/fmv.jku.at\/hwmcc14cav\/. Hardware Model Checking Competition 2014. http:\/\/fmv.jku.at\/hwmcc14cav\/.","key":"e_1_3_2_1_2_1"},{"volume-title":"http:\/\/opencores.org\/","year":"1999","unstructured":"OpenCores. http:\/\/opencores.org\/ , 1999 --2014. OpenCores. http:\/\/opencores.org\/, 1999--2014.","key":"e_1_3_2_1_3_1"},{"doi-asserted-by":"publisher","key":"e_1_3_2_1_4_1","DOI":"10.1109\/ICCD.2006.4380826"},{"doi-asserted-by":"publisher","key":"e_1_3_2_1_5_1","DOI":"10.1007\/978-3-642-14295-6_5"},{"key":"e_1_3_2_1_6_1","first-page":"139","volume-title":"International Workshop on Logic and Synthesis","author":"Brayton R. K.","year":"2012","unstructured":"R. K. Brayton , N. Een , and A. Mishchenko . Using speculation for sequential equivalence checking . In International Workshop on Logic and Synthesis , pages 139 -- 145 , 2012 . R. K. Brayton, N. Een, and A. Mishchenko. Using speculation for sequential equivalence checking. In International Workshop on Logic and Synthesis, pages 139--145, 2012."},{"doi-asserted-by":"publisher","key":"e_1_3_2_1_7_1","DOI":"10.1023\/A:1011276507260"},{"doi-asserted-by":"publisher","key":"e_1_3_2_1_8_1","DOI":"10.5555\/2157654.2157675"},{"doi-asserted-by":"publisher","key":"e_1_3_2_1_9_1","DOI":"10.1145\/1391469.1391637"},{"doi-asserted-by":"publisher","key":"e_1_3_2_1_10_1","DOI":"10.5555\/1965058"},{"doi-asserted-by":"publisher","key":"e_1_3_2_1_11_1","DOI":"10.5555\/566845.566858"},{"doi-asserted-by":"publisher","key":"e_1_3_2_1_12_1","DOI":"10.1145\/74382.74429"},{"key":"e_1_3_2_1_13_1","first-page":"145","volume-title":"Formal Methods in Computer-Aided Design","author":"Savoj H.","year":"2010","unstructured":"H. Savoj , D. Berthelot , A. Mishchenko , and R. Brayton . Combinational techniques for sequential equivalence checking . In Formal Methods in Computer-Aided Design , pages 145 -- 150 . FMCAD Inc , 2010 . H. Savoj, D. Berthelot, A. Mishchenko, and R. Brayton. Combinational techniques for sequential equivalence checking. In Formal Methods in Computer-Aided Design, pages 145--150. FMCAD Inc, 2010."},{"doi-asserted-by":"publisher","key":"e_1_3_2_1_14_1","DOI":"10.1109\/TCAD.2013.2284190"},{"doi-asserted-by":"publisher","key":"e_1_3_2_1_15_1","DOI":"10.5555\/646186.683237"}],"event":{"sponsor":["SIGDA ACM Special Interest Group on Design Automation"],"acronym":"DAC '15","name":"DAC '15: The 52nd Annual Design Automation Conference 2015","location":"San Francisco California"},"container-title":["Proceedings of the 52nd Annual Design Automation Conference"],"original-title":[],"link":[{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/2744769.2744910","content-type":"unspecified","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/dl.acm.org\/doi\/pdf\/10.1145\/2744769.2744910","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,6,18]],"date-time":"2025-06-18T06:12:36Z","timestamp":1750227156000},"score":1,"resource":{"primary":{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/2744769.2744910"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2015,6,7]]},"references-count":15,"alternative-id":["10.1145\/2744769.2744910","10.1145\/2744769"],"URL":"https:\/\/doi.org\/10.1145\/2744769.2744910","relation":{},"subject":[],"published":{"date-parts":[[2015,6,7]]},"assertion":[{"value":"2015-06-07","order":2,"name":"published","label":"Published","group":{"name":"publication_history","label":"Publication History"}}]}}