{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,3,17]],"date-time":"2026-03-17T18:24:31Z","timestamp":1773771871937,"version":"3.50.1"},"publisher-location":"New York, NY, USA","reference-count":27,"publisher":"ACM","license":[{"start":{"date-parts":[[2015,6,7]],"date-time":"2015-06-07T00:00:00Z","timestamp":1433635200000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/www.acm.org\/publications\/policies\/copyright_policy#Background"}],"content-domain":{"domain":["dl.acm.org"],"crossmark-restriction":true},"short-container-title":[],"published-print":{"date-parts":[[2015,6,7]]},"DOI":"10.1145\/2744769.2744912","type":"proceedings-article","created":{"date-parts":[[2015,6,2]],"date-time":"2015-06-02T05:35:02Z","timestamp":1433223302000},"page":"1-6","update-policy":"https:\/\/doi.org\/10.1145\/crossmark-policy","source":"Crossref","is-referenced-by-count":21,"title":["SuperNet"],"prefix":"10.1145","author":[{"given":"Haseeb","family":"Bokhari","sequence":"first","affiliation":[{"name":"University of New South Wales, Sydney, Australia"}]},{"given":"Haris","family":"Javaid","sequence":"additional","affiliation":[{"name":"Google Inc."}]},{"given":"Muhammad","family":"Shafique","sequence":"additional","affiliation":[{"name":"Karlsruhe Institute of Technology, Karlsruhe, Germany"}]},{"given":"J\u00f6rg","family":"Henkel","sequence":"additional","affiliation":[{"name":"Karlsruhe Institute of Technology, Karlsruhe, Germany"}]},{"given":"Sri","family":"Parameswaran","sequence":"additional","affiliation":[{"name":"University of New South Wales, Sydney, Australia"}]}],"member":"320","published-online":{"date-parts":[[2015,6,7]]},"reference":[{"key":"e_1_3_2_1_1_1","unstructured":"Synopsys \"Design Solutions for 20nm and Beyond White Paper.\" http:\/\/www.synopsys.com\/.  Synopsys \"Design Solutions for 20nm and Beyond White Paper.\" http:\/\/www.synopsys.com\/."},{"key":"e_1_3_2_1_2_1","doi-asserted-by":"publisher","DOI":"10.1145\/2024724.2024833"},{"key":"e_1_3_2_1_3_1","unstructured":"\"Semico Research - How Reducing Verification and Validation Time Can Improve Profitability.\" http:\/\/www.semico.com\/.  \"Semico Research - How Reducing Verification and Validation Time Can Improve Profitability.\" http:\/\/www.semico.com\/."},{"key":"e_1_3_2_1_4_1","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2011.2108121"},{"key":"e_1_3_2_1_5_1","doi-asserted-by":"publisher","DOI":"10.1145\/871506.871610"},{"key":"e_1_3_2_1_6_1","doi-asserted-by":"publisher","DOI":"10.1145\/2593069.2593117"},{"key":"e_1_3_2_1_7_1","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.2012.15"},{"key":"e_1_3_2_1_8_1","doi-asserted-by":"publisher","DOI":"10.1145\/2463209.2488779"},{"key":"e_1_3_2_1_9_1","doi-asserted-by":"publisher","DOI":"10.1145\/2522968.2522976"},{"key":"e_1_3_2_1_10_1","doi-asserted-by":"publisher","DOI":"10.1145\/2656075.2661645"},{"key":"e_1_3_2_1_11_1","doi-asserted-by":"publisher","DOI":"10.1109\/MM.2007.89"},{"key":"e_1_3_2_1_12_1","doi-asserted-by":"publisher","DOI":"10.1109\/MM.2003.1261386"},{"key":"e_1_3_2_1_13_1","doi-asserted-by":"publisher","DOI":"10.1145\/1183401.1183430"},{"key":"e_1_3_2_1_14_1","first-page":"91","volume-title":"Proceedings. The Ninth International Symposium on","author":"Shang L.","year":"2003"},{"key":"e_1_3_2_1_15_1","doi-asserted-by":"publisher","DOI":"10.1109\/NOCS.2012.32"},{"key":"e_1_3_2_1_16_1","doi-asserted-by":"publisher","DOI":"10.1145\/1669112.1669151"},{"key":"e_1_3_2_1_17_1","doi-asserted-by":"publisher","DOI":"10.1145\/2463209.2488874"},{"key":"e_1_3_2_1_18_1","doi-asserted-by":"publisher","DOI":"10.1109\/DSD.2006.21"},{"key":"e_1_3_2_1_19_1","doi-asserted-by":"publisher","DOI":"10.1145\/1629911.1630120"},{"key":"e_1_3_2_1_20_1","doi-asserted-by":"publisher","DOI":"10.1145\/2485922.2485950"},{"key":"e_1_3_2_1_21_1","first-page":"5","volume-title":"The Twelfth International Symposium on","author":"Constantinides K.","year":"2006"},{"key":"e_1_3_2_1_22_1","doi-asserted-by":"publisher","DOI":"10.1109\/DSN.2006.35"},{"key":"e_1_3_2_1_23_1","unstructured":"\"Arteris FlexNoC Resilience Package IP.\" http:\/\/www.arteris.com\/.  \"Arteris FlexNoC Resilience Package IP.\" http:\/\/www.arteris.com\/."},{"key":"e_1_3_2_1_24_1","doi-asserted-by":"publisher","DOI":"10.1109\/MDT.2005.104"},{"key":"e_1_3_2_1_25_1","doi-asserted-by":"publisher","DOI":"10.1145\/1555815.1555781"},{"key":"e_1_3_2_1_26_1","first-page":"144","volume-title":"2011 IEEE 17th International Symposium on","author":"Fallin C.","year":"2011"},{"key":"e_1_3_2_1_27_1","doi-asserted-by":"publisher","DOI":"10.1145\/2463209.2488809"}],"event":{"name":"DAC '15: The 52nd Annual Design Automation Conference 2015","location":"San Francisco California","acronym":"DAC '15","sponsor":["SIGDA ACM Special Interest Group on Design Automation"]},"container-title":["Proceedings of the 52nd Annual Design Automation Conference"],"original-title":[],"link":[{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/2744769.2744912","content-type":"unspecified","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/dl.acm.org\/doi\/pdf\/10.1145\/2744769.2744912","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,6,18]],"date-time":"2025-06-18T06:12:36Z","timestamp":1750227156000},"score":1,"resource":{"primary":{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/2744769.2744912"}},"subtitle":["multimode interconnect architecture for manycore chips"],"short-title":[],"issued":{"date-parts":[[2015,6,7]]},"references-count":27,"alternative-id":["10.1145\/2744769.2744912","10.1145\/2744769"],"URL":"https:\/\/doi.org\/10.1145\/2744769.2744912","relation":{},"subject":[],"published":{"date-parts":[[2015,6,7]]},"assertion":[{"value":"2015-06-07","order":2,"name":"published","label":"Published","group":{"name":"publication_history","label":"Publication History"}}]}}