{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,11,18]],"date-time":"2025-11-18T11:48:23Z","timestamp":1763466503524,"version":"3.41.0"},"publisher-location":"New York, NY, USA","reference-count":25,"publisher":"ACM","license":[{"start":{"date-parts":[[2015,6,7]],"date-time":"2015-06-07T00:00:00Z","timestamp":1433635200000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/www.acm.org\/publications\/policies\/copyright_policy#Background"}],"content-domain":{"domain":["dl.acm.org"],"crossmark-restriction":true},"short-container-title":[],"published-print":{"date-parts":[[2015,6,7]]},"DOI":"10.1145\/2744769.2744915","type":"proceedings-article","created":{"date-parts":[[2015,6,2]],"date-time":"2015-06-02T05:35:02Z","timestamp":1433223302000},"page":"1-6","update-policy":"https:\/\/doi.org\/10.1145\/crossmark-policy","source":"Crossref","is-referenced-by-count":11,"title":["Task scheduling strategies to mitigate hardware variability in embedded shared memory clusters"],"prefix":"10.1145","author":[{"given":"Abbas","family":"Rahimi","sequence":"first","affiliation":[{"name":"UC San Diego"}]},{"given":"Daniele","family":"Cesarini","sequence":"additional","affiliation":[{"name":"University of Bologna"}]},{"given":"Andrea","family":"Marongiu","sequence":"additional","affiliation":[{"name":"University of Bologna and ETH Zurich"}]},{"given":"Rajesh K.","family":"Gupta","sequence":"additional","affiliation":[{"name":"UC San Diego"}]},{"given":"Luca","family":"Benini","sequence":"additional","affiliation":[{"name":"University of Bologna and ETH Zurich"}]}],"member":"320","published-online":{"date-parts":[[2015,6,7]]},"reference":[{"key":"e_1_3_2_1_1_1","doi-asserted-by":"publisher","DOI":"10.1109\/JPROC.2010.2057230"},{"key":"e_1_3_2_1_2_1","first-page":"7","article-title":"Razor: a low-power pipeline based on circuit-level timing speculation","author":"Ernst D.","year":"2003","unstructured":"D. Ernst , , \" Razor: a low-power pipeline based on circuit-level timing speculation ,\" IEEE MICRO , pp. 7 -- 18 , Dec 2003 . D. Ernst, et al., \"Razor: a low-power pipeline based on circuit-level timing speculation,\" IEEE MICRO, pp. 7--18, Dec 2003.","journal-title":"IEEE MICRO"},{"key":"e_1_3_2_1_3_1","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2010.2089657"},{"key":"e_1_3_2_1_4_1","first-page":"49","article-title":"Energy-efficient and metastability-immune resilient circuits for dynamic variation tolerance","volume":"44","author":"Bowman K.","year":"2009","unstructured":"K. Bowman , , \" Energy-efficient and metastability-immune resilient circuits for dynamic variation tolerance ,\" JSSC , vol. 44 , pp. 49 -- 63 , Jan 2009 . K. Bowman, et al., \"Energy-efficient and metastability-immune resilient circuits for dynamic variation tolerance,\" JSSC, vol. 44, pp. 49--63, Jan 2009.","journal-title":"JSSC"},{"key":"e_1_3_2_1_5_1","doi-asserted-by":"publisher","DOI":"10.1145\/1950365.1950405"},{"key":"e_1_3_2_1_6_1","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2011.2179038"},{"key":"e_1_3_2_1_7_1","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2010.2080550"},{"key":"e_1_3_2_1_8_1","doi-asserted-by":"publisher","DOI":"10.1007\/978-3-642-28293-5_3"},{"key":"e_1_3_2_1_9_1","first-page":"1429","article-title":"An adaptive approach for online fault management in many-core architectures","author":"Bolchini C.","year":"2012","unstructured":"C. Bolchini , , \" An adaptive approach for online fault management in many-core architectures ,\" IEEE DATE , pp. 1429 -- 1432 , March 2012 . C. Bolchini, et al., \"An adaptive approach for online fault management in many-core architectures,\" IEEE DATE, pp. 1429--1432, March 2012.","journal-title":"IEEE DATE"},{"key":"e_1_3_2_1_10_1","doi-asserted-by":"publisher","DOI":"10.1145\/2380356.2380375"},{"key":"e_1_3_2_1_11_1","doi-asserted-by":"publisher","DOI":"10.5555\/2485288.2485422"},{"key":"e_1_3_2_1_12_1","first-page":"216","article-title":"Improving resilience to timing errors by exposing variability effects to software in tightly-coupled processor clusters","volume":"4","author":"Rahimi A.","year":"2014","unstructured":"A. Rahimi , , \" Improving resilience to timing errors by exposing variability effects to software in tightly-coupled processor clusters ,\" IEEE JETCAS , vol. 4 , pp. 216 -- 229 , June 2014 . A. Rahimi, et al., \"Improving resilience to timing errors by exposing variability effects to software in tightly-coupled processor clusters,\" IEEE JETCAS, vol. 4, pp. 216--229, June 2014.","journal-title":"IEEE JETCAS"},{"key":"e_1_3_2_1_13_1","first-page":"927","article-title":"Variation-tolerant architecture for ultra low power shared-l1 processor clusters","volume":"59","author":"Kakoee M.","year":"2012","unstructured":"M. Kakoee , , \" Variation-tolerant architecture for ultra low power shared-l1 processor clusters ,\" IEEE TCAS II , vol. 59 , pp. 927 -- 931 , Dec 2012 . M. Kakoee, et al., \"Variation-tolerant architecture for ultra low power shared-l1 processor clusters,\" IEEE TCAS II, vol. 59, pp. 927--931, Dec 2012.","journal-title":"IEEE TCAS II"},{"key":"e_1_3_2_1_14_1","doi-asserted-by":"publisher","DOI":"10.1109\/TPDS.2008.105"},{"key":"e_1_3_2_1_15_1","unstructured":"The GNU Project. GOMP - An OpenMP implementation for GCC {Online}. Available: http:\/\/gcc.gnu.org\/projects\/gomp  The GNU Project. GOMP - An OpenMP implementation for GCC {Online}. Available: http:\/\/gcc.gnu.org\/projects\/gomp"},{"key":"e_1_3_2_1_16_1","doi-asserted-by":"publisher","DOI":"10.1145\/2228360.2228568"},{"key":"e_1_3_2_1_17_1","unstructured":"Texas Instruments Inc. \"Multicore DSP+ARM KeyStone II System-on-Chip (SoC) \" {Online}. Available: www.ti.com\/lit\/ds\/symlink\/66ak2h12.pdf  Texas Instruments Inc. \"Multicore DSP+ARM KeyStone II System-on-Chip (SoC) \" {Online}. Available: www.ti.com\/lit\/ds\/symlink\/66ak2h12.pdf"},{"key":"e_1_3_2_1_18_1","unstructured":"Adapteva Inc. \"Parallela Reference Manual \" {Online}. Available: www.parallella.org\/wp-content\/uploads\/2013\/01\/parallellan-gen1n-reference.pdf  Adapteva Inc. \"Parallela Reference Manual \" {Online}. Available: www.parallella.org\/wp-content\/uploads\/2013\/01\/parallellan-gen1n-reference.pdf"},{"key":"e_1_3_2_1_19_1","unstructured":"Kalray S. A. \"MPPA MANYCORE \" {Online}. Available: http:\/\/www.kalray.eu\/IMG\/pdf\/FLYERn MPPAnMANYCORE-3.pdf  Kalray S. A. \"MPPA MANYCORE \" {Online}. Available: http:\/\/www.kalray.eu\/IMG\/pdf\/FLYERn MPPAnMANYCORE-3.pdf"},{"key":"e_1_3_2_1_20_1","unstructured":"Plurality Ltd. \"Plurality HyperCore Architecture \" White Paper.  Plurality Ltd. \"Plurality HyperCore Architecture \" White Paper."},{"key":"e_1_3_2_1_21_1","doi-asserted-by":"publisher","DOI":"10.5555\/2485288.2485645"},{"key":"e_1_3_2_1_22_1","first-page":"180","article-title":"Deploying openmp on an embedded multicore accelerator","author":"Agathos S.","year":"2013","unstructured":"S. Agathos , , \" Deploying openmp on an embedded multicore accelerator ,\" IEEE SAMOS XIII , pp. 180 -- 187 , July 2013 . S. Agathos, et al., \"Deploying openmp on an embedded multicore accelerator,\" IEEE SAMOS XIII, pp. 180--187, July 2013.","journal-title":"IEEE SAMOS XIII"},{"key":"e_1_3_2_1_23_1","unstructured":"LEON-3 {Online}. Available: http:\/\/www.gaisler.com\/cms  LEON-3 {Online}. Available: http:\/\/www.gaisler.com\/cms"},{"key":"e_1_3_2_1_24_1","first-page":"1102","article-title":"Analysis of instruction-level vulnerability to dynamic voltage and temperature variations","author":"Rahimi A.","year":"2012","unstructured":"A. Rahimi , , \" Analysis of instruction-level vulnerability to dynamic voltage and temperature variations ,\" IEEE DATE , pp. 1102 -- 1105 , March 2012 . A. Rahimi, et al., \"Analysis of instruction-level vulnerability to dynamic voltage and temperature variations,\" IEEE DATE, pp. 1102--1105, March 2012.","journal-title":"IEEE DATE"},{"key":"e_1_3_2_1_25_1","doi-asserted-by":"publisher","DOI":"10.1109\/IPDPSW.2013.177"}],"event":{"name":"DAC '15: The 52nd Annual Design Automation Conference 2015","sponsor":["SIGDA ACM Special Interest Group on Design Automation"],"location":"San Francisco California","acronym":"DAC '15"},"container-title":["Proceedings of the 52nd Annual Design Automation Conference"],"original-title":[],"link":[{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/2744769.2744915","content-type":"unspecified","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/dl.acm.org\/doi\/pdf\/10.1145\/2744769.2744915","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,6,18]],"date-time":"2025-06-18T06:12:36Z","timestamp":1750227156000},"score":1,"resource":{"primary":{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/2744769.2744915"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2015,6,7]]},"references-count":25,"alternative-id":["10.1145\/2744769.2744915","10.1145\/2744769"],"URL":"https:\/\/doi.org\/10.1145\/2744769.2744915","relation":{},"subject":[],"published":{"date-parts":[[2015,6,7]]},"assertion":[{"value":"2015-06-07","order":2,"name":"published","label":"Published","group":{"name":"publication_history","label":"Publication History"}}]}}