{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,11,18]],"date-time":"2025-11-18T12:17:52Z","timestamp":1763468272575,"version":"3.41.0"},"publisher-location":"New York, NY, USA","reference-count":51,"publisher":"ACM","license":[{"start":{"date-parts":[[2015,6,7]],"date-time":"2015-06-07T00:00:00Z","timestamp":1433635200000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/www.acm.org\/publications\/policies\/copyright_policy#Background"}],"content-domain":{"domain":["dl.acm.org"],"crossmark-restriction":true},"short-container-title":[],"published-print":{"date-parts":[[2015,6,7]]},"DOI":"10.1145\/2744769.2744923","type":"proceedings-article","created":{"date-parts":[[2015,6,2]],"date-time":"2015-06-02T05:35:02Z","timestamp":1433223302000},"page":"1-6","update-policy":"https:\/\/doi.org\/10.1145\/crossmark-policy","source":"Crossref","is-referenced-by-count":19,"title":["Understanding soft errors in uncore components"],"prefix":"10.1145","author":[{"given":"Hyungmin","family":"Cho","sequence":"first","affiliation":[{"name":"Stanford University, Stanford, CA"}]},{"given":"Chen-Yong","family":"Cher","sequence":"additional","affiliation":[{"name":"Stanford University, Stanford, CA"}]},{"given":"Thomas","family":"Shepherd","sequence":"additional","affiliation":[{"name":"Stanford University, Stanford, CA"}]},{"given":"Subhasish","family":"Mitra","sequence":"additional","affiliation":[{"name":"Stanford University, Stanford, CA and IBM T. J. Watson Research Center, Yorktown Heights, NY"}]}],"member":"320","published-online":{"date-parts":[[2015,6,7]]},"reference":[{"key":"e_1_3_2_1_1_1","volume-title":"Intl. Solid-State Ciruits Conf.","author":"H.","year":"2003","unstructured":"{Ando 03} H. Ando et al., \"A 1.3GHz Fifth Generation SPARC64 Microprocessor,\" Proc . Intl. Solid-State Ciruits Conf. , 2003 . {Ando 03} H. Ando et al., \"A 1.3GHz Fifth Generation SPARC64 Microprocessor,\" Proc. Intl. Solid-State Ciruits Conf., 2003."},{"key":"e_1_3_2_1_2_1","doi-asserted-by":"publisher","DOI":"10.1145\/2145694.2145720"},{"key":"e_1_3_2_1_3_1","doi-asserted-by":"publisher","DOI":"10.1109\/DSNW.2010.5542611"},{"key":"e_1_3_2_1_4_1","doi-asserted-by":"publisher","DOI":"10.1147\/rd.523.0285"},{"key":"e_1_3_2_1_5_1","doi-asserted-by":"publisher","DOI":"10.1109\/MC.2003.1193229"},{"volume-title":"Princeton University","author":"Bienia C.","key":"e_1_3_2_1_6_1","unstructured":"{Bienia 11} C. Bienia , \"Benchmarking Modern Multiprocessors,\" Ph. D. Dissertation , Princeton University , Princeton, NJ, USA . {Bienia 11} C. Bienia, \"Benchmarking Modern Multiprocessors,\" Ph.D. Dissertation, Princeton University, Princeton, NJ, USA."},{"key":"e_1_3_2_1_7_1","doi-asserted-by":"publisher","DOI":"10.1145\/2463209.2488859"},{"key":"e_1_3_2_1_8_1","doi-asserted-by":"publisher","DOI":"10.1145\/2744769.2744923"},{"key":"e_1_3_2_1_9_1","doi-asserted-by":"publisher","DOI":"10.1109\/24.58726"},{"key":"e_1_3_2_1_10_1","volume-title":"Automation and Test in Europe","author":"DeHon A.","year":"2010","unstructured":"{DeHon 10} A. DeHon , H. M. Quinn , and N. P. Carter , \" Vision for Cross-Layer Optimization to Address the Dual Challenges of Energy and Reliability,\" Proc. Design , Automation and Test in Europe , 2010 . {DeHon 10} A. DeHon, H. M. Quinn, and N. P. Carter, \"Vision for Cross-Layer Optimization to Address the Dual Challenges of Energy and Reliability,\" Proc. Design, Automation and Test in Europe, 2010."},{"key":"e_1_3_2_1_11_1","volume-title":"Intl. Conf. Dependable Systems and Networks","author":"A.","year":"2003","unstructured":"{Ejlali 03} A. Ejlali et al., \"A Hybrid Fault Injection Approach Based on Simulation and Emulation Co-operation,\" Proc . Intl. Conf. Dependable Systems and Networks , 2003 . {Ejlali 03} A. Ejlali et al., \"A Hybrid Fault Injection Approach Based on Simulation and Emulation Co-operation,\" Proc. Intl. Conf. Dependable Systems and Networks, 2003."},{"key":"e_1_3_2_1_12_1","doi-asserted-by":"publisher","DOI":"10.1145\/568522.568525"},{"key":"e_1_3_2_1_13_1","volume-title":"Gupta et al., \"The Forgotten 'Uncore': On the Energy-efficiency of Heterogeneous Cores,\" USENIX Annual Technical Conf","author":"V.","year":"2012","unstructured":"{Gupta 12} V. Gupta et al., \"The Forgotten 'Uncore': On the Energy-efficiency of Heterogeneous Cores,\" USENIX Annual Technical Conf ., 2012 . {Gupta 12} V. Gupta et al., \"The Forgotten 'Uncore': On the Energy-efficiency of Heterogeneous Cores,\" USENIX Annual Technical Conf., 2012."},{"key":"e_1_3_2_1_14_1","doi-asserted-by":"publisher","DOI":"10.1109\/12.559803"},{"key":"e_1_3_2_1_15_1","volume-title":"Asia and South Pacific Design Automation Conference","author":"D.","year":"2009","unstructured":"{Graham 10} D. Graham et al., \"A low-tech solution to avoid the severe impact of transient errors on the IP interconnect,\" Proc . Asia and South Pacific Design Automation Conference , 2009 . {Graham 10} D. Graham et al., \"A low-tech solution to avoid the severe impact of transient errors on the IP interconnect,\" Proc. Asia and South Pacific Design Automation Conference, 2009."},{"key":"e_1_3_2_1_16_1","volume-title":"Reconfigurable computing: the theory and practice of FPGA-based computation,\" Morgan Kaufmann","author":"Hauck S.","year":"2010","unstructured":"{Hauck 10} S. Hauck and A. Dehon , \" Reconfigurable computing: the theory and practice of FPGA-based computation,\" Morgan Kaufmann , 2010 . {Hauck 10} S. Hauck and A. Dehon, \"Reconfigurable computing: the theory and practice of FPGA-based computation,\" Morgan Kaufmann, 2010."},{"key":"e_1_3_2_1_17_1","doi-asserted-by":"publisher","DOI":"10.1145\/2593069.2593167"},{"key":"e_1_3_2_1_18_1","doi-asserted-by":"publisher","DOI":"10.1109\/32.815322"},{"key":"e_1_3_2_1_19_1","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2006.884574"},{"key":"e_1_3_2_1_20_1","volume-title":"IEEE Intl. Symp. High Performance Computer Architecture","author":"L.","year":"2009","unstructured":"{Li 09} M.- L. Li et al., \"Accurate Microarchitecture-level Fault Modeling for Studying Hardware Faults,\" Proc . IEEE Intl. Symp. High Performance Computer Architecture , 2009 . {Li 09} M.-L. Li et al., \"Accurate Microarchitecture-level Fault Modeling for Studying Hardware Faults,\" Proc. IEEE Intl. Symp. High Performance Computer Architecture, 2009."},{"key":"e_1_3_2_1_21_1","volume-title":"IEEE Intl. Test Conf.","author":"Y.","year":"2013","unstructured":"{Li 13} Y. Li et al., \"Self-Repair of Uncore Components in Robust System-on-Chips: An OpenSPARC T2 Case Study,\" Proc . IEEE Intl. Test Conf. , 2013 . {Li 13} Y. Li et al., \"Self-Repair of Uncore Components in Robust System-on-Chips: An OpenSPARC T2 Case Study,\" Proc. IEEE Intl. Test Conf., 2013."},{"issue":"4","key":"e_1_3_2_1_22_1","article-title":"Single-Event Performance and Layout Optimization of Flip-Flops in a 28-nm Bulk Technology","volume":"60","author":"Lilja K.","year":"2013","unstructured":"{Lilja 13} K. Lilja ., \" Single-Event Performance and Layout Optimization of Flip-Flops in a 28-nm Bulk Technology ,\" IEEE Trans. Nucli. Sci. , vol. 60 , no. 4 , Aug. 2013 . {Lilja 13} K. Lilja et al., \"Single-Event Performance and Layout Optimization of Flip-Flops in a 28-nm Bulk Technology,\" IEEE Trans. Nucli. Sci., vol. 60, no. 4, Aug. 2013.","journal-title":"IEEE Trans. Nucli. Sci."},{"key":"e_1_3_2_1_23_1","doi-asserted-by":"publisher","DOI":"10.1109\/ISQED.2006.138"},{"key":"e_1_3_2_1_24_1","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2014.2334301"},{"issue":"3","key":"e_1_3_2_1_25_1","article-title":"Neutron- and Proton-Induced Single Event Upsets for D- and DICE-Flip\/Flop Designs at a 40 nm Technology Node","volume":"58","author":"Loveless T. D.","year":"2011","unstructured":"{Loveless 11} T. D. Loveless , , \" Neutron- and Proton-Induced Single Event Upsets for D- and DICE-Flip\/Flop Designs at a 40 nm Technology Node ,\" IEEE Trans. Nucli. Sci. , vol. 58 , no. 3 , June 2011 . {Loveless 11} T. D. Loveless, et al., \"Neutron- and Proton-Induced Single Event Upsets for D- and DICE-Flip\/Flop Designs at a 40 nm Technology Node,\" IEEE Trans. Nucli. Sci., vol. 58, no. 3, June 2011.","journal-title":"IEEE Trans. Nucli. Sci."},{"key":"e_1_3_2_1_26_1","doi-asserted-by":"publisher","DOI":"10.1109\/ETS.2011.42"},{"key":"e_1_3_2_1_27_1","doi-asserted-by":"publisher","DOI":"10.1109\/TC.2010.60"},{"key":"e_1_3_2_1_28_1","doi-asserted-by":"publisher","DOI":"10.1109\/TDMR.2005.859577"},{"key":"e_1_3_2_1_29_1","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.2007.8"},{"key":"e_1_3_2_1_30_1","doi-asserted-by":"publisher","DOI":"10.5555\/839295.843628"},{"key":"e_1_3_2_1_31_1","doi-asserted-by":"publisher","DOI":"10.1109\/MC.2005.70"},{"key":"e_1_3_2_1_32_1","volume-title":"Automation and Test in Europe","author":"Mitra S.","year":"2010","unstructured":"{Mitra 10} S. Mitra , K. Brelsford , and P. N. Sanda , \" Cross-Layer Resilience Challenges: Metrics and Optimization,\" Proc. Design , Automation and Test in Europe , 2010 . {Mitra 10} S. Mitra, K. Brelsford, and P. N. Sanda, \"Cross-Layer Resilience Challenges: Metrics and Optimization,\" Proc. Design, Automation and Test in Europe, 2010."},{"key":"e_1_3_2_1_33_1","volume-title":"IEEE Intl. Symp. VLSI Design, Automation and Test","author":"S.","year":"2014","unstructured":"{Mitra 14} S. Mitra et al., \"The Resilience Wall: Cross-Layer Solution Strategies,\" Proc . IEEE Intl. Symp. VLSI Design, Automation and Test , 2014 . {Mitra 14} S. Mitra et al., \"The Resilience Wall: Cross-Layer Solution Strategies,\" Proc. IEEE Intl. Symp. VLSI Design, Automation and Test, 2014."},{"key":"e_1_3_2_1_34_1","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.2005.37"},{"key":"e_1_3_2_1_35_1","unstructured":"{Mukherjee 08} S. S. Mukherjee \"Architecture Design for Soft Errors \" Morgan Kaufmann 2008.   {Mukherjee 08} S. S. Mukherjee \"Architecture Design for Soft Errors \" Morgan Kaufmann 2008."},{"key":"e_1_3_2_1_36_1","volume-title":"Intl. Symp. High-Performance Computer Architecture","author":"J.","year":"2006","unstructured":"{Nakano 06} J. Nakano et al., \"ReViveI\/O: Efficient Handling of IO in Highly-Available Rollback-Recovery Servers,\" Proc . Intl. Symp. High-Performance Computer Architecture , 2006 . {Nakano 06} J. Nakano et al., \"ReViveI\/O: Efficient Handling of IO in Highly-Available Rollback-Recovery Servers,\" Proc. Intl. Symp. High-Performance Computer Architecture, 2006."},{"key":"e_1_3_2_1_37_1","doi-asserted-by":"publisher","DOI":"10.1109\/24.994913"},{"key":"e_1_3_2_1_38_1","volume-title":"IEEE Intl. Electron Devices Meeting","author":"P.","year":"2009","unstructured":"{Oldiges 09} P. Oldiges et al., \"Technologies to further reduce soft error susceptibility in SOI,\" Proc . IEEE Intl. Electron Devices Meeting , 2009 . {Oldiges 09} P. Oldiges et al., \"Technologies to further reduce soft error susceptibility in SOI,\" Proc. IEEE Intl. Electron Devices Meeting, 2009."},{"key":"e_1_3_2_1_39_1","unstructured":"{OpenSPARC} \"OpenSPARC: World's First Free 64-bit Microprocessor \" http:\/\/www.opensparc.net.  {OpenSPARC} \"OpenSPARC: World's First Free 64-bit Microprocessor \" http:\/\/www.opensparc.net."},{"key":"e_1_3_2_1_40_1","doi-asserted-by":"publisher","DOI":"10.1109\/TNS.2013.2259503"},{"key":"e_1_3_2_1_41_1","volume-title":"IEEE Intl. Conf. Dependable Systems and Networks","author":"P.","year":"2008","unstructured":"{Ramachandran 08} P. Ramachandran et al., \"Statistical Fault Injection,\" Proc . IEEE Intl. Conf. Dependable Systems and Networks , 2008 . {Ramachandran 08} P. Ramachandran et al., \"Statistical Fault Injection,\" Proc. IEEE Intl. Conf. Dependable Systems and Networks, 2008."},{"key":"e_1_3_2_1_42_1","doi-asserted-by":"publisher","DOI":"10.1147\/rd.523.0275"},{"key":"e_1_3_2_1_43_1","doi-asserted-by":"publisher","DOI":"10.1145\/1723112.1723116"},{"key":"e_1_3_2_1_44_1","doi-asserted-by":"publisher","DOI":"10.1561\/1000000018"},{"key":"e_1_3_2_1_45_1","doi-asserted-by":"publisher","DOI":"10.1109\/TNS.2012.2218128"},{"key":"e_1_3_2_1_46_1","unstructured":"{Simics} \"Windriver Simics Full System Simulation \" http:\/\/www.windriver.com\/products\/simics\/.  {Simics} \"Windriver Simics Full System Simulation \" http:\/\/www.windriver.com\/products\/simics\/."},{"key":"e_1_3_2_1_47_1","doi-asserted-by":"publisher","DOI":"10.1145\/1024393.1024420"},{"key":"e_1_3_2_1_48_1","volume-title":"Intl. Conf. Dependable Systems and Networks","author":"N.","year":"2004","unstructured":"{Wang 04} N. J. Wang et al., \"Characterizing the Effects of Transient Faults on a High-Performance Processor Pipeline,\" Proc . Intl. Conf. Dependable Systems and Networks , 2004 . {Wang 04} N. J. Wang et al., \"Characterizing the Effects of Transient Faults on a High-Performance Processor Pipeline,\" Proc. Intl. Conf. Dependable Systems and Networks, 2004."},{"key":"e_1_3_2_1_49_1","unstructured":"{Weaver 08} D. L. Weaver \"OpenSPARC Internals \" Sun Microsystems 2008.  {Weaver 08} D. L. Weaver \"OpenSPARC Internals \" Sun Microsystems 2008."},{"key":"e_1_3_2_1_50_1","doi-asserted-by":"publisher","DOI":"10.1145\/223982.223990"},{"key":"e_1_3_2_1_51_1","doi-asserted-by":"publisher","DOI":"10.1109\/IISWC.2009.5306783"}],"event":{"name":"DAC '15: The 52nd Annual Design Automation Conference 2015","sponsor":["SIGDA ACM Special Interest Group on Design Automation"],"location":"San Francisco California","acronym":"DAC '15"},"container-title":["Proceedings of the 52nd Annual Design Automation Conference"],"original-title":[],"link":[{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/2744769.2744923","content-type":"unspecified","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/dl.acm.org\/doi\/pdf\/10.1145\/2744769.2744923","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,6,18]],"date-time":"2025-06-18T06:12:36Z","timestamp":1750227156000},"score":1,"resource":{"primary":{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/2744769.2744923"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2015,6,7]]},"references-count":51,"alternative-id":["10.1145\/2744769.2744923","10.1145\/2744769"],"URL":"https:\/\/doi.org\/10.1145\/2744769.2744923","relation":{},"subject":[],"published":{"date-parts":[[2015,6,7]]},"assertion":[{"value":"2015-06-07","order":2,"name":"published","label":"Published","group":{"name":"publication_history","label":"Publication History"}}]}}