{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,9,29]],"date-time":"2025-09-29T12:08:32Z","timestamp":1759147712895,"version":"3.41.0"},"publisher-location":"New York, NY, USA","reference-count":24,"publisher":"ACM","license":[{"start":{"date-parts":[[2015,6,7]],"date-time":"2015-06-07T00:00:00Z","timestamp":1433635200000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/www.acm.org\/publications\/policies\/copyright_policy#Background"}],"content-domain":{"domain":["dl.acm.org"],"crossmark-restriction":true},"short-container-title":[],"published-print":{"date-parts":[[2015,6,7]]},"DOI":"10.1145\/2744769.2747954","type":"proceedings-article","created":{"date-parts":[[2015,6,2]],"date-time":"2015-06-02T05:35:02Z","timestamp":1433223302000},"page":"1-6","update-policy":"https:\/\/doi.org\/10.1145\/crossmark-policy","source":"Crossref","is-referenced-by-count":9,"title":["3DIC benefit estimation and implementation guidance from 2DIC implementation"],"prefix":"10.1145","author":[{"given":"Wei-Ting J.","family":"Chan","sequence":"first","affiliation":[{"name":"ECE"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Siddhartha","family":"Nath","sequence":"additional","affiliation":[{"name":"University of California at San Diego"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Andrew B.","family":"Kahng","sequence":"additional","affiliation":[{"name":"ECE and University of California at San Diego"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Yang","family":"Du","sequence":"additional","affiliation":[{"name":"Qualcomm Research, San Diego, CA"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Kambiz","family":"Samadi","sequence":"additional","affiliation":[{"name":"Qualcomm Research, San Diego, CA"}],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"320","published-online":{"date-parts":[[2015,6,7]]},"reference":[{"key":"e_1_3_2_1_1_1","doi-asserted-by":"publisher","DOI":"10.1145\/2591513.2591541"},{"key":"e_1_3_2_1_2_1","first-page":"1","volume-title":"Proc. IEDM","author":"Batude P.","year":"2009","unstructured":"P. Batude , M. Vinet , A. Pouydebasque , D CMOS Sequential Integration\" , Proc. IEDM , 2009 , pp. 1 -- 4 . P. Batude, M. Vinet, A. Pouydebasque, et al., \"Advances in 3D CMOS Sequential Integration\", Proc. IEDM, 2009, pp. 1--4."},{"issue":"4","key":"e_1_3_2_1_3_1","first-page":"714","article-title":"3-D Sequential Integration: A Key Enabling Technology for Heterogeneous Co-Integration of New Function With CMOS","volume":"2","author":"Batude P.","year":"2012","unstructured":"P. Batude , T. Ernst , J. Arcamone , , \" 3-D Sequential Integration: A Key Enabling Technology for Heterogeneous Co-Integration of New Function With CMOS \", IEEE JETCAS , 2 ( 4 ) ( 2012 ), pp. 714 -- 722 . P. Batude, T. Ernst, J. Arcamone, et al., \"3-D Sequential Integration: A Key Enabling Technology for Heterogeneous Co-Integration of New Function With CMOS\", IEEE JETCAS, 2(4) (2012), pp. 714--722.","journal-title":"IEEE JETCAS"},{"key":"e_1_3_2_1_4_1","doi-asserted-by":"publisher","DOI":"10.1007\/978-3-540-93799-9_7"},{"key":"e_1_3_2_1_5_1","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2011.2176353"},{"key":"e_1_3_2_1_6_1","doi-asserted-by":"publisher","DOI":"10.1007\/978-0-387-84858-7"},{"key":"e_1_3_2_1_7_1","first-page":"1","article-title":"How to Reduce Power in 3D IC Designs","author":"Jung M.","year":"2013","unstructured":"M. Jung , T. Song , Y. Wan , Y.-J. Lee , , \" How to Reduce Power in 3D IC Designs : A Case Study with OpenSPARC T2 Core\", Proc. CICC , 2013 , pp. 1 -- 4 . M. Jung, T. Song, Y. Wan, Y.-J. Lee, et al., \"How to Reduce Power in 3D IC Designs: A Case Study with OpenSPARC T2 Core\", Proc. CICC, 2013, pp. 1--4.","journal-title":"Proc."},{"key":"e_1_3_2_1_8_1","doi-asserted-by":"publisher","DOI":"10.1145\/2593069.2593167"},{"key":"e_1_3_2_1_9_1","doi-asserted-by":"publisher","DOI":"10.1145\/2463209.2488776"},{"key":"e_1_3_2_1_10_1","doi-asserted-by":"publisher","DOI":"10.1145\/1811100.1811108"},{"key":"e_1_3_2_1_11_1","first-page":"188","volume-title":"Proc. ISSCC","author":"Kim D. H.","year":"2012","unstructured":"D. H. Kim , K. Athikulwongse , M. Healy , M. Hossain , : 3D Massively Parallel Processor with Stacked Memory \", Proc. ISSCC , 2012 , pp. 188 -- 189 . D. H. Kim, K. Athikulwongse, M. Healy, M. Hossain, et al., \"3D-MAPS: 3D Massively Parallel Processor with Stacked Memory\", Proc. ISSCC, 2012, pp. 188--189."},{"key":"e_1_3_2_1_12_1","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2014.2329472"},{"key":"e_1_3_2_1_13_1","first-page":"1","volume-title":"Proc. IEEE 3D System Integration","author":"Milojevic D.","year":"2009","unstructured":"D. Milojevic , T. E. Carlson , K. Croes , R. Radojcic , : Practical Case Study \", Proc. IEEE 3D System Integration , 2009 , pp. 1 -- 6 . D. Milojevic, T. E. Carlson, K. Croes, R. Radojcic, et al., \"Automated PathFinding Tool Chain for 3D-Stacked Integrated Circuits: Practical Case Study\", Proc. IEEE 3D System Integration, 2009, pp. 1--6."},{"key":"e_1_3_2_1_14_1","doi-asserted-by":"publisher","DOI":"10.1109\/ASPDAC.2013.6509679"},{"key":"e_1_3_2_1_15_1","doi-asserted-by":"publisher","DOI":"10.1145\/2560519.2560531"},{"key":"e_1_3_2_1_16_1","doi-asserted-by":"publisher","DOI":"10.1145\/2627369.2627642"},{"key":"e_1_3_2_1_17_1","doi-asserted-by":"publisher","DOI":"10.1145\/1629911.1629928"},{"key":"e_1_3_2_1_18_1","doi-asserted-by":"publisher","DOI":"10.1109\/ICECS.2011.6122374"},{"key":"e_1_3_2_1_19_1","volume-title":"personal communications","author":"Panth S.","year":"2014","unstructured":"S. Panth , personal communications , 2014 . S. Panth, personal communications, 2014."},{"key":"e_1_3_2_1_20_1","unstructured":"\"3D ICs with TSVs -- Design Challenges and Requirements.\" http:\/\/www.cadence.com\/rl\/resources\/white_papers\/3dic_wp.pdf  \"3D ICs with TSVs -- Design Challenges and Requirements.\" http:\/\/www.cadence.com\/rl\/resources\/white_papers\/3dic_wp.pdf"},{"key":"e_1_3_2_1_21_1","unstructured":"Synopsys 32\/28nm Generic Library for Teaching IC Design. http:\/\/www.synopsys.com\/COMMUNITY\/UNIVERSITYPROGRAM\/Pages\/32-28nm-generic-library.aspx  Synopsys 32\/28nm Generic Library for Teaching IC Design. http:\/\/www.synopsys.com\/COMMUNITY\/UNIVERSITYPROGRAM\/Pages\/32-28nm-generic-library.aspx"},{"key":"e_1_3_2_1_22_1","unstructured":"Synopsys EDA Tools. http:\/\/www.synopsys.com  Synopsys EDA Tools. http:\/\/www.synopsys.com"},{"key":"e_1_3_2_1_23_1","unstructured":"OpenCores. http:\/\/opencores.org\/projects\/  OpenCores. http:\/\/opencores.org\/projects\/"},{"key":"e_1_3_2_1_24_1","unstructured":"OpenSPARC T2. http:\/\/www.oracle.com\/technetwork\/systems\/opensparc\/index.html  OpenSPARC T2. http:\/\/www.oracle.com\/technetwork\/systems\/opensparc\/index.html"}],"event":{"name":"DAC '15: The 52nd Annual Design Automation Conference 2015","sponsor":["SIGDA ACM Special Interest Group on Design Automation"],"location":"San Francisco California","acronym":"DAC '15"},"container-title":["Proceedings of the 52nd Annual Design Automation Conference"],"original-title":[],"link":[{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/2744769.2747954","content-type":"unspecified","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/dl.acm.org\/doi\/pdf\/10.1145\/2744769.2747954","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,6,18]],"date-time":"2025-06-18T06:12:32Z","timestamp":1750227152000},"score":1,"resource":{"primary":{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/2744769.2747954"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2015,6,7]]},"references-count":24,"alternative-id":["10.1145\/2744769.2747954","10.1145\/2744769"],"URL":"https:\/\/doi.org\/10.1145\/2744769.2747954","relation":{},"subject":[],"published":{"date-parts":[[2015,6,7]]},"assertion":[{"value":"2015-06-07","order":2,"name":"published","label":"Published","group":{"name":"publication_history","label":"Publication History"}}]}}