{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,6,19]],"date-time":"2025-06-19T04:49:19Z","timestamp":1750308559830,"version":"3.41.0"},"reference-count":37,"publisher":"Association for Computing Machinery (ACM)","issue":"4","license":[{"start":{"date-parts":[[2015,9,28]],"date-time":"2015-09-28T00:00:00Z","timestamp":1443398400000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/www.acm.org\/publications\/policies\/copyright_policy#Background"}],"content-domain":{"domain":["dl.acm.org"],"crossmark-restriction":true},"short-container-title":["ACM Trans. Des. Autom. Electron. Syst."],"published-print":{"date-parts":[[2015,9,28]]},"abstract":"<jats:p>Resilient design techniques are used to (i) ensure correct operation under dynamic variations and to (ii) improve design performance (e.g., timing speculation). However, significant overheads (e.g., 16% and 14% energy penalties due to throughput degradation and additional circuits) are incurred by existing resilient design techniques. For instance, resilient designs require additional circuits to detect and correct timing errors. Further, when there is an error, the additional cycles needed to restore a previous correct state degrade throughput, which diminishes the performance benefit of using resilient designs. In this work, we describe an improved methodology for resilient design implementation to minimize the costs of resilience in terms of power, area, and throughput degradation. Our methodology uses two levers: selective-endpoint optimization (i.e., sensitivity-based margin insertion) and clock skew optimization. We integrate the two optimization techniques in an iterative optimization flow which comprehends toggle rate information and the trade-off between cost of resilience and margin on combinational paths. Since the error-detection network can result in up to 9% additional wirelength cost, we also propose a matching-based algorithm for construction of the error-detection network to minimize this resilience overhead. Further, our implementations comprehend the impacts of signoff corners (in particular, hold constraints, and use of typical vs. slow libraries) and process variation, which are typically omitted in previous studies of resilience trade-offs. Our proposed flow achieves energy reductions of up to 21% and 10% compared to a conventional (with only margin used to attain robustness) design and a brute-force implementation (i.e., a typical resilient design, where resilient endpoints are (greedily) instantiated at timing-critical endpoints), respectively. We show that these benefits increase in the context of an adaptive voltage scaling strategy.<\/jats:p>","DOI":"10.1145\/2749462","type":"journal-article","created":{"date-parts":[[2015,9,29]],"date-time":"2015-09-29T19:22:29Z","timestamp":1443554549000},"page":"1-26","update-policy":"https:\/\/doi.org\/10.1145\/crossmark-policy","source":"Crossref","is-referenced-by-count":7,"title":["An Improved Methodology for Resilient Design Implementation"],"prefix":"10.1145","volume":"20","author":[{"given":"Andrew B.","family":"Kahng","sequence":"first","affiliation":[{"name":"University of California, San Diego"}]},{"given":"Seokhyeong","family":"Kang","sequence":"additional","affiliation":[{"name":"Ulsan National Institute of Science and Technology, Ulsan, South Korea"}]},{"given":"Jiajia","family":"Li","sequence":"additional","affiliation":[{"name":"University of California, San Diego"}]},{"given":"Jose","family":"Pineda De Gyvez","sequence":"additional","affiliation":[{"name":"NXP Semiconductors, Eindhoven, The Netherlands"}]}],"member":"320","published-online":{"date-parts":[[2015,9,28]]},"reference":[{"key":"e_1_2_1_1_1","doi-asserted-by":"publisher","DOI":"10.1016\/S0166-218X(01)00339-0"},{"key":"e_1_2_1_2_1","doi-asserted-by":"publisher","DOI":"10.5555\/320080.320111"},{"key":"e_1_2_1_3_1","doi-asserted-by":"publisher","DOI":"10.1145\/1120725.1120878"},{"key":"e_1_2_1_4_1","doi-asserted-by":"publisher","DOI":"10.1109\/TC.2011.31"},{"key":"e_1_2_1_5_1","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2008.2007148"},{"key":"e_1_2_1_6_1","doi-asserted-by":"publisher","DOI":"10.1145\/1629911.1629915"},{"key":"e_1_2_1_7_1","volume-title":"Personal communication. (June","author":"V.","year":"2014","unstructured":"V. Chandra (ARM) and M. Choudhury (IBM). 2014. Personal communication. (June 2014 ). V. Chandra (ARM) and M. Choudhury (IBM). 2014. Personal communication. (June 2014)."},{"volume-title":"Proceedings of the IEEE International Symposium on Circuits and Systems. 773--776","author":"Chen C.-H.","key":"e_1_2_1_8_1","unstructured":"C.-H. Chen , Y. Tao , and Z. Zhang . 2013. Efficient in situ error detection enabling diverse path coverage . In Proceedings of the IEEE International Symposium on Circuits and Systems. 773--776 . C.-H. Chen, Y. Tao, and Z. Zhang. 2013. Efficient in situ error detection enabling diverse path coverage. In Proceedings of the IEEE International Symposium on Circuits and Systems. 773--776."},{"volume-title":"Proceedings of the IEEE Design, Automation and Test in Europe. 1--6.","author":"Chen H.","key":"e_1_2_1_9_1","unstructured":"H. Chen , S. Roy , and K. Chakraborty . 2014. DARP: Dynamically adaptable resilient pipeline design in microprocessors . In Proceedings of the IEEE Design, Automation and Test in Europe. 1--6. H. Chen, S. Roy, and K. Chakraborty. 2014. DARP: Dynamically adaptable resilient pipeline design in microprocessors. In Proceedings of the IEEE Design, Automation and Test in Europe. 1--6."},{"volume-title":"Proceedings of the IEEE Design, Automation and Test in Europe. 1554--1559","author":"Choudhury M.","key":"e_1_2_1_10_1","unstructured":"M. Choudhury , V. Chandra , K. Mohanram , and R. Aitken . 2010. TIMBER: Time borrowing and error relaying for online timing error resilience . In Proceedings of the IEEE Design, Automation and Test in Europe. 1554--1559 . M. Choudhury, V. Chandra, K. Mohanram, and R. Aitken. 2010. TIMBER: Time borrowing and error relaying for online timing error resilience. In Proceedings of the IEEE Design, Automation and Test in Europe. 1554--1559."},{"volume-title":"Proceedings of the IEEE Design, Automation and Test in Europe. 87--92","author":"Choudhury M. R.","key":"e_1_2_1_11_1","unstructured":"M. R. Choudhury and K. Mohanram . 2009. Masking timing errors on speed-paths in logic circuits . In Proceedings of the IEEE Design, Automation and Test in Europe. 87--92 . M. R. Choudhury and K. Mohanram. 2009. Masking timing errors on speed-paths in logic circuits. In Proceedings of the IEEE Design, Automation and Test in Europe. 87--92."},{"key":"e_1_2_1_12_1","doi-asserted-by":"publisher","DOI":"10.1007\/s11390-014-1457-2"},{"key":"e_1_2_1_13_1","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2006.870912"},{"key":"e_1_2_1_14_1","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2008.2007145"},{"volume-title":"Proceedings of the IEEE\/ACM International Symposium on Microarchitecture. 7--18","author":"Ernst D.","key":"e_1_2_1_15_1","unstructured":"D. Ernst , N. S. Kim , S. Das , S. Pant , R. Rao , T. Pham , C. Ziesler , D. Blaauw , T. Austin , K. Flautner , and T. Mudge . 2003. Razor: A low-power pipeline based on circuit-level timing speculation . In Proceedings of the IEEE\/ACM International Symposium on Microarchitecture. 7--18 . D. Ernst, N. S. Kim, S. Das, S. Pant, R. Rao, T. Pham, C. Ziesler, D. Blaauw, T. Austin, K. Flautner, and T. Mudge. 2003. Razor: A low-power pipeline based on circuit-level timing speculation. In Proceedings of the IEEE\/ACM International Symposium on Microarchitecture. 7--18."},{"key":"e_1_2_1_16_1","doi-asserted-by":"publisher","DOI":"10.1145\/2000064.2000108"},{"key":"e_1_2_1_17_1","volume-title":"Personal communication. (May--July","author":"Fabrie S.","year":"2014","unstructured":"S. Fabrie . 2014. NXP Semiconductors . Personal communication. (May--July 2014 ). S. Fabrie. 2014. NXP Semiconductors. Personal communication. (May--July 2014)."},{"key":"e_1_2_1_18_1","doi-asserted-by":"publisher","DOI":"10.1109\/12.55696"},{"key":"e_1_2_1_19_1","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2012.2220912"},{"key":"e_1_2_1_20_1","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2007.896305"},{"key":"e_1_2_1_21_1","doi-asserted-by":"publisher","DOI":"10.5555\/1299042.1299049"},{"volume-title":"Proceedings of the IEEE International Symposium on High Performance Computer Architecture. 213--224","author":"Greskamp B.","key":"e_1_2_1_22_1","unstructured":"B. Greskamp , L. Wan , U. R. Karpuzcu , J. J. Cook , J. Torrellas , D. Chen , and C. Zilles . 2009. BlueShift: Designing processors for timing speculation from the ground up . In Proceedings of the IEEE International Symposium on High Performance Computer Architecture. 213--224 . B. Greskamp, L. Wan, U. R. Karpuzcu, J. J. Cook, J. Torrellas, D. Chen, and C. Zilles. 2009. BlueShift: Designing processors for timing speculation from the ground up. In Proceedings of the IEEE International Symposium on High Performance Computer Architecture. 213--224."},{"key":"e_1_2_1_23_1","doi-asserted-by":"publisher","DOI":"10.1145\/1837274.1837481"},{"volume-title":"Proceedings of the IEEE Asia and South Pacific Design Automation Conference. 825--831","author":"Kahng A. B.","key":"e_1_2_1_24_1","unstructured":"A. B. Kahng , S. Kang , R. Kumar , and J. Sartori . 2010b. Slack redistribution for graceful degradation under voltage overscaling . In Proceedings of the IEEE Asia and South Pacific Design Automation Conference. 825--831 . A. B. Kahng, S. Kang, R. Kumar, and J. Sartori. 2010b. Slack redistribution for graceful degradation under voltage overscaling. In Proceedings of the IEEE Asia and South Pacific Design Automation Conference. 825--831."},{"key":"e_1_2_1_25_1","doi-asserted-by":"publisher","DOI":"10.1145\/2591513.2591600"},{"volume-title":"Proceedings of the IEEE International Solid-State Circuits Conference. 264--265","author":"Kim S.","key":"e_1_2_1_26_1","unstructured":"S. Kim , I. Kwon , D. Fick , M. Kim , Y.-P. Chen , and D. Sylvester . 2013. Razor-lite: A side-channel error-detection register for timing-margin recovery in 45nm SOI CMOS . In Proceedings of the IEEE International Solid-State Circuits Conference. 264--265 . S. Kim, I. Kwon, D. Fick, M. Kim, Y.-P. Chen, and D. Sylvester. 2013. Razor-lite: A side-channel error-detection register for timing-margin recovery in 45nm SOI CMOS. In Proceedings of the IEEE International Solid-State Circuits Conference. 264--265."},{"key":"e_1_2_1_27_1","doi-asserted-by":"publisher","DOI":"10.1145\/2429384.2429512"},{"key":"e_1_2_1_28_1","doi-asserted-by":"publisher","DOI":"10.1145\/2024724.2024760"},{"key":"e_1_2_1_29_1","doi-asserted-by":"publisher","DOI":"10.5555\/1494646.1495118"},{"key":"e_1_2_1_30_1","doi-asserted-by":"publisher","DOI":"10.1145\/1687399.1687430"},{"volume-title":"Proceedings of the IEEE Design, Automation and Test in Europe. 717--722","author":"Wu C.","key":"e_1_2_1_31_1","unstructured":"K-. C. Wu and D. Marculescu . 2010. Clock skew scheduling for soft-error-tolerant sequential circuits . In Proceedings of the IEEE Design, Automation and Test in Europe. 717--722 . K-.C. Wu and D. Marculescu. 2010. Clock skew scheduling for soft-error-tolerant sequential circuits. In Proceedings of the IEEE Design, Automation and Test in Europe. 717--722."},{"key":"e_1_2_1_32_1","doi-asserted-by":"publisher","DOI":"10.1145\/2451916.2451928"},{"volume-title":"Proceedings of the IEEE International Conference on Computer-Aided Design. 442--447","author":"Ye R.","key":"e_1_2_1_33_1","unstructured":"R. Ye , F. Yuan , and Q. Xu . 2011. Online clock skew tuning for timing speculation . In Proceedings of the IEEE International Conference on Computer-Aided Design. 442--447 . R. Ye, F. Yuan, and Q. Xu. 2011. Online clock skew tuning for timing speculation. In Proceedings of the IEEE International Conference on Computer-Aided Design. 442--447."},{"volume-title":"Proceedings of the IEEE Design, Automation and Test in Europe. 929--934","author":"Ye R.","key":"e_1_2_1_34_1","unstructured":"R. Ye , F. Yuan , H. Zhou , and Q. Xu . 2012. Clock skew scheduling for timing speculation . In Proceedings of the IEEE Design, Automation and Test in Europe. 929--934 . R. Ye, F. Yuan, H. Zhou, and Q. Xu. 2012. Clock skew scheduling for timing speculation. In Proceedings of the IEEE Design, Automation and Test in Europe. 929--934."},{"key":"e_1_2_1_35_1","doi-asserted-by":"publisher","DOI":"10.1002\/net.3230210206"},{"key":"e_1_2_1_36_1","doi-asserted-by":"publisher","DOI":"10.1145\/2463209.2488959"},{"key":"e_1_2_1_37_1","first-page":"1","article-title":"Stochastic analysis of bubble razor","volume":"109","author":"Zhang G.","year":"2014","unstructured":"G. Zhang and P. A. Beerel . 2014 . Stochastic analysis of bubble razor . In Proceedings of the IEEE Design, Automation and Test in Europe. 109 : 1 -- 109 :6. G. Zhang and P. A. Beerel. 2014. Stochastic analysis of bubble razor. In Proceedings of the IEEE Design, Automation and Test in Europe. 109:1--109:6.","journal-title":"Proceedings of the IEEE Design, Automation and Test in Europe."}],"container-title":["ACM Transactions on Design Automation of Electronic Systems"],"original-title":[],"language":"en","link":[{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/2749462","content-type":"unspecified","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/dl.acm.org\/doi\/pdf\/10.1145\/2749462","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,6,18]],"date-time":"2025-06-18T19:04:04Z","timestamp":1750273444000},"score":1,"resource":{"primary":{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/2749462"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2015,9,28]]},"references-count":37,"journal-issue":{"issue":"4","published-print":{"date-parts":[[2015,9,28]]}},"alternative-id":["10.1145\/2749462"],"URL":"https:\/\/doi.org\/10.1145\/2749462","relation":{},"ISSN":["1084-4309","1557-7309"],"issn-type":[{"type":"print","value":"1084-4309"},{"type":"electronic","value":"1557-7309"}],"subject":[],"published":{"date-parts":[[2015,9,28]]},"assertion":[{"value":"2014-07-01","order":0,"name":"received","label":"Received","group":{"name":"publication_history","label":"Publication History"}},{"value":"2015-03-01","order":1,"name":"accepted","label":"Accepted","group":{"name":"publication_history","label":"Publication History"}},{"value":"2015-09-28","order":2,"name":"published","label":"Published","group":{"name":"publication_history","label":"Publication History"}}]}}