{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,2,27]],"date-time":"2026-02-27T03:47:41Z","timestamp":1772164061191,"version":"3.50.1"},"publisher-location":"New York, NY, USA","reference-count":30,"publisher":"ACM","license":[{"start":{"date-parts":[[2015,6,13]],"date-time":"2015-06-13T00:00:00Z","timestamp":1434153600000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/www.acm.org\/publications\/policies\/copyright_policy#Background"}],"funder":[{"DOI":"10.13039\/501100000781","name":"European Research Council","doi-asserted-by":"publisher","award":["267175"],"award-info":[{"award-number":["267175"]}],"id":[{"id":"10.13039\/501100000781","id-type":"DOI","asserted-by":"publisher"}]}],"content-domain":{"domain":["dl.acm.org"],"crossmark-restriction":true},"short-container-title":[],"published-print":{"date-parts":[[2015,6,13]]},"DOI":"10.1145\/2749469.2749470","type":"proceedings-article","created":{"date-parts":[[2015,5,26]],"date-time":"2015-05-26T10:36:25Z","timestamp":1432636585000},"page":"247-259","update-policy":"https:\/\/doi.org\/10.1145\/crossmark-policy","source":"Crossref","is-referenced-by-count":10,"title":["Cost-effective speculative scheduling in high performance processors"],"prefix":"10.1145","author":[{"given":"Arthur","family":"Perais","sequence":"first","affiliation":[{"name":"IRISA\/INRIA"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Andr\u00e9","family":"Seznec","sequence":"additional","affiliation":[{"name":"IRISA\/INRIA"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Pierre","family":"Michaud","sequence":"additional","affiliation":[{"name":"IRISA\/INRIA"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Andreas","family":"Sembrant","sequence":"additional","affiliation":[{"name":"Uppsala University"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Erik","family":"Hagersten","sequence":"additional","affiliation":[{"name":"Uppsala University"}],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"320","published-online":{"date-parts":[[2015,6,13]]},"reference":[{"key":"e_1_3_2_1_1_1","first-page":"237","article-title":"Reducing the complexity of the register file in dynamic superscalar processors","author":"Balasubramonian R.","year":"2001","unstructured":"R. Balasubramonian , H. Dwarkadas , and D. H. Albonesi , \" Reducing the complexity of the register file in dynamic superscalar processors ,\" in Proceedings of the International Symposium on Microarchitecture , 2001 , pp. 237 -- 248 . R. Balasubramonian, H. Dwarkadas, and D. H. Albonesi, \"Reducing the complexity of the register file in dynamic superscalar processors,\" in Proceedings of the International Symposium on Microarchitecture, 2001, pp. 237--248.","journal-title":"Proceedings of the International Symposium on Microarchitecture"},{"key":"e_1_3_2_1_2_1","doi-asserted-by":"publisher","DOI":"10.1145\/300979.300984"},{"key":"e_1_3_2_1_3_1","doi-asserted-by":"publisher","DOI":"10.1145\/2024716.2024718"},{"key":"e_1_3_2_1_4_1","doi-asserted-by":"publisher","DOI":"10.5555\/874076.876467"},{"key":"e_1_3_2_1_5_1","doi-asserted-by":"publisher","DOI":"10.1145\/279358.279378"},{"key":"e_1_3_2_1_6_1","doi-asserted-by":"publisher","DOI":"10.1145\/859618.859647"},{"key":"e_1_3_2_1_7_1","doi-asserted-by":"publisher","DOI":"10.1145\/379240.379253"},{"key":"e_1_3_2_1_8_1","first-page":"538","article-title":"The non-critical buffer: Using load latency tolerance to improve data cache efficiency","author":"Fisk B. R.","year":"1999","unstructured":"B. R. Fisk and R. I. Bahar , \" The non-critical buffer: Using load latency tolerance to improve data cache efficiency ,\" in International Conference on Computer Design , 1999 , pp. 538 -- 545 . B. R. Fisk and R. I. Bahar, \"The non-critical buffer: Using load latency tolerance to improve data cache efficiency,\" in International Conference on Computer Design, 1999, pp. 538--545.","journal-title":"International Conference on Computer Design"},{"key":"e_1_3_2_1_9_1","first-page":"2001","article-title":"The microarchitecture of the Pentium 4 processor","volume":"1","author":"Hinton G.","year":"2001","unstructured":"G. Hinton , D. Sager , M. Upton , D. Boggs , D. Carmean , A. Kyker , and P. Roussel , \" The microarchitecture of the Pentium 4 processor ,\" Intel Technology Journal , vol. 1 , p. 2001 , 2001 . G. Hinton, D. Sager, M. Upton, D. Boggs, D. Carmean, A. Kyker, and P. Roussel, \"The microarchitecture of the Pentium 4 processor,\" Intel Technology Journal, vol. 1, p. 2001, 2001.","journal-title":"Intel Technology Journal"},{"key":"e_1_3_2_1_10_1","volume-title":"April","year":"2012","unstructured":"Intel , Intel 64 and IA-32 Architectures Optimization Reference Manual , April 2012 . Available: http:\/\/www.intel.com\/content\/dam\/doc\/manual\/64-ia-32-architectures-optimization-manual.pdf Intel, Intel 64 and IA-32 Architectures Optimization Reference Manual, April 2012. Available: http:\/\/www.intel.com\/content\/dam\/doc\/manual\/64-ia-32-architectures-optimization-manual.pdf"},{"key":"e_1_3_2_1_11_1","first-page":"90","article-title":"The Alpha 21264 microprocessor architecture","author":"Kessler R. E.","year":"1998","unstructured":"R. E. Kessler , E. J. Mclellan , and D. A. Webb , \" The Alpha 21264 microprocessor architecture ,\" in Proceedings of the International Conference on Computer Design , 1998 , pp. 90 -- 95 . R. E. Kessler, E. J. Mclellan, and D. A. Webb, \"The Alpha 21264 microprocessor architecture,\" in Proceedings of the International Conference on Computer Design, 1998, pp. 90--95.","journal-title":"Proceedings of the International Conference on Computer Design"},{"key":"e_1_3_2_1_12_1","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.2004.10011"},{"key":"e_1_3_2_1_13_1","doi-asserted-by":"publisher","DOI":"10.1145\/1006209.1006240"},{"key":"e_1_3_2_1_14_1","first-page":"1","article-title":"Precise instruction scheduling","volume":"7","author":"Memik G.","year":"2005","unstructured":"G. Memik , G. Reinman , and W. H. Mangione-Smith , \" Precise instruction scheduling ,\" Journal of Instruction-Level Parallelism , vol. 7 , pp. 1 -- 29 , 2005 . G. Memik, G. Reinman, and W. H. Mangione-Smith, \"Precise instruction scheduling,\" Journal of Instruction-Level Parallelism, vol. 7, pp. 1--29, 2005.","journal-title":"Journal of Instruction-Level Parallelism"},{"key":"e_1_3_2_1_15_1","volume-title":"Processor with a replay system that includes a replay queue for improved throughput","author":"Merchant A.","year":"2007","unstructured":"A. Merchant , D. Boggs , and D. Sager , \" Processor with a replay system that includes a replay queue for improved throughput ,\" 2007 , US Patent 7,200,737. A. Merchant, D. Boggs, and D. Sager, \"Processor with a replay system that includes a replay queue for improved throughput,\" 2007, US Patent 7,200,737."},{"key":"e_1_3_2_1_16_1","volume-title":"Computer processor having a checker","author":"Merchant A.","year":"2001","unstructured":"A. Merchant and D. Sager , \" Computer processor having a checker ,\" 2001 , US Patent 6,212,626. A. Merchant and D. Sager, \"Computer processor having a checker,\" 2001, US Patent 6,212,626."},{"key":"e_1_3_2_1_17_1","volume-title":"Computer processor with a replay system having a plurality of checkers","author":"Merchant A.","year":"2000","unstructured":"A. Merchant , D. Sager , D. Boggs , and M. Upton , \" Computer processor with a replay system having a plurality of checkers ,\" 2000 , US Patent 6,094,717. A. Merchant, D. Sager, D. Boggs, and M. Upton, \"Computer processor with a replay system having a plurality of checkers,\" 2000, US Patent 6,094,717."},{"key":"e_1_3_2_1_18_1","doi-asserted-by":"publisher","DOI":"10.5555\/580550.876427"},{"key":"e_1_3_2_1_19_1","doi-asserted-by":"publisher","DOI":"10.5555\/645988.674168"},{"key":"e_1_3_2_1_20_1","doi-asserted-by":"publisher","DOI":"10.1145\/264107.264201"},{"key":"e_1_3_2_1_21_1","first-page":"244","article-title":"Picking statistically valid and early simulation points","author":"Perelman E.","year":"2003","unstructured":"E. Perelman , G. Hamerly , and B. Calder , \" Picking statistically valid and early simulation points ,\" in Proceedings of the International Conference on Parallel Architectures and Compilation Techniques , 2003 , pp. 244 --. E. Perelman, G. Hamerly, and B. Calder, \"Picking statistically valid and early simulation points,\" in Proceedings of the International Conference on Parallel Architectures and Compilation Techniques, 2003, pp. 244--.","journal-title":"Proceedings of the International Conference on Parallel Architectures and Compilation Techniques"},{"key":"e_1_3_2_1_22_1","doi-asserted-by":"publisher","DOI":"10.5555\/266800.266805"},{"key":"e_1_3_2_1_23_1","first-page":"1","article-title":"A case for (partially) TAgged GEometric history length branch prediction","volume":"8","author":"Seznec A.","year":"2006","unstructured":"A. Seznec and P. Michaud , \" A case for (partially) TAgged GEometric history length branch prediction ,\" Journal of Instruction Level Parallelism , vol. 8 , pp. 1 -- 23 , 2006 . A. Seznec and P. Michaud, \"A case for (partially) TAgged GEometric history length branch prediction,\" Journal of Instruction Level Parallelism, vol. 8, pp. 1--23, 2006.","journal-title":"Journal of Instruction Level Parallelism"},{"key":"e_1_3_2_1_24_1","volume-title":"Performance Evaluation Corporation. CPU2000","year":"2000","unstructured":"Standard Performance Evaluation Corporation. CPU2000 . Available : http:\/\/www.spec.org\/cpu 2000 \/ Standard Performance Evaluation Corporation. CPU2000. Available: http:\/\/www.spec.org\/cpu2000\/"},{"key":"e_1_3_2_1_25_1","volume-title":"Performance Evaluation Corporation. CPU2006","year":"2006","unstructured":"Standard Performance Evaluation Corporation. CPU2006 . Available : http:\/\/www.spec.org\/cpu 2006 \/ Standard Performance Evaluation Corporation. CPU2006. Available: http:\/\/www.spec.org\/cpu2006\/"},{"key":"e_1_3_2_1_26_1","doi-asserted-by":"publisher","DOI":"10.1145\/360128.360136"},{"key":"e_1_3_2_1_27_1","doi-asserted-by":"publisher","DOI":"10.1145\/859618.859627"},{"key":"e_1_3_2_1_28_1","doi-asserted-by":"publisher","DOI":"10.5555\/645989.674310"},{"key":"e_1_3_2_1_29_1","doi-asserted-by":"publisher","DOI":"10.1145\/307338.300983"},{"key":"e_1_3_2_1_30_1","doi-asserted-by":"publisher","DOI":"10.1145\/280756.280943"}],"event":{"name":"ISCA '15: The 42nd Annual International Symposium on Computer Architecture","location":"Portland Oregon","acronym":"ISCA '15","sponsor":["IEEE TCCA IEEE Computer Society Technical Committee on Computer Architecture","SIGARCH ACM Special Interest Group on Computer Architecture"]},"container-title":["Proceedings of the 42nd Annual International Symposium on Computer Architecture"],"original-title":[],"link":[{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/2749469.2749470","content-type":"unspecified","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/dl.acm.org\/doi\/pdf\/10.1145\/2749469.2749470","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,6,18]],"date-time":"2025-06-18T15:04:04Z","timestamp":1750259044000},"score":1,"resource":{"primary":{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/2749469.2749470"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2015,6,13]]},"references-count":30,"alternative-id":["10.1145\/2749469.2749470","10.1145\/2749469"],"URL":"https:\/\/doi.org\/10.1145\/2749469.2749470","relation":{"is-identical-to":[{"id-type":"doi","id":"10.1145\/2872887.2749470","asserted-by":"object"}]},"subject":[],"published":{"date-parts":[[2015,6,13]]},"assertion":[{"value":"2015-06-13","order":2,"name":"published","label":"Published","group":{"name":"publication_history","label":"Publication History"}}]}}