{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,6,5]],"date-time":"2026-06-05T15:48:49Z","timestamp":1780674529752,"version":"3.54.1"},"publisher-location":"New York, NY, USA","reference-count":50,"publisher":"ACM","license":[{"start":{"date-parts":[[2015,6,13]],"date-time":"2015-06-13T00:00:00Z","timestamp":1434153600000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/www.acm.org\/publications\/policies\/copyright_policy#Background"}],"content-domain":{"domain":["dl.acm.org"],"crossmark-restriction":true},"short-container-title":[],"published-print":{"date-parts":[[2015,6,13]]},"DOI":"10.1145\/2749469.2749471","type":"proceedings-article","created":{"date-parts":[[2015,5,26]],"date-time":"2015-05-26T10:36:25Z","timestamp":1432636585000},"page":"66-78","update-policy":"https:\/\/doi.org\/10.1145\/crossmark-policy","source":"Crossref","is-referenced-by-count":133,"title":["Redundant memory mappings for fast access to large memories"],"prefix":"10.1145","author":[{"given":"Vasileios","family":"Karakostas","sequence":"first","affiliation":[{"name":"Barcelona Supercomputing Center and Universitat Politecnica de Catalunya"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Jayneel","family":"Gandhi","sequence":"additional","affiliation":[{"name":"University of Wisconsin - Madison"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Furkan","family":"Ayar","sequence":"additional","affiliation":[{"name":"Dumlupinar University"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Adri\u00e1n","family":"Cristal","sequence":"additional","affiliation":[{"name":"Barcelona Supercomputing Center and Universitat Politecnica de Catalunya and Spanish National Research Council (IIIA-CSIC)"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Mark D.","family":"Hill","sequence":"additional","affiliation":[{"name":"University of Wisconsin - Madison"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Kathryn S.","family":"McKinley","sequence":"additional","affiliation":[{"name":"Microsoft Research"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Mario","family":"Nemirovsky","sequence":"additional","affiliation":[{"name":"Barcelona Supercomputing Center"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Michael M.","family":"Swift","sequence":"additional","affiliation":[{"name":"University of Wisconsin - Madison"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Osman","family":"\u00dcnsal","sequence":"additional","affiliation":[{"name":"Barcelona Supercomputing Center"}],"role":[{"vocabulary":"crossref","role":"author"}]}],"member":"320","published-online":{"date-parts":[[2015,6,13]]},"reference":[{"key":"e_1_3_2_1_1_1","unstructured":"\"Huge Pages Part 1 (Introduction) \" http:\/\/lwn.net\/Articles\/374424\/.  \"Huge Pages Part 1 (Introduction) \" http:\/\/lwn.net\/Articles\/374424\/."},{"key":"e_1_3_2_1_2_1","unstructured":"\"Intel 8086 - Wikipedia \" http:\/\/en.wikipedia.org\/wiki\/Intel_8086.  \"Intel 8086 - Wikipedia \" http:\/\/en.wikipedia.org\/wiki\/Intel_8086."},{"key":"e_1_3_2_1_3_1","unstructured":"\"Intel\u00ae itanium\u00ae architecture developer's manual vol. 2 \" http:\/\/www.intel.com\/content\/www\/us\/en\/processors\/itanium\/itanium-architecture-s-oftware-developer-rev-2-3-vol-2-manual.html.  \"Intel\u00ae itanium\u00ae architecture developer's manual vol. 2 \" http:\/\/www.intel.com\/content\/www\/us\/en\/processors\/itanium\/itanium-architecture-s-oftware-developer-rev-2-3-vol-2-manual.html."},{"key":"e_1_3_2_1_4_1","unstructured":"\"perf: Linux profiling with performance counters \" https:\/\/perf.wiki.kernel.org\/index.php\/Main_Page.  \"perf: Linux profiling with performance counters \" https:\/\/perf.wiki.kernel.org\/index.php\/Main_Page."},{"key":"e_1_3_2_1_5_1","unstructured":"\"TCMalloc \" http:\/\/goog-perftools.sourceforge.net\/doc\/tcmalloc.html.  \"TCMalloc \" http:\/\/goog-perftools.sourceforge.net\/doc\/tcmalloc.html."},{"key":"e_1_3_2_1_6_1","unstructured":"\"Transparent Huge Pages in 2.6.38 \" http:\/\/lwn.net\/Articles\/423584\/.  \"Transparent Huge Pages in 2.6.38 \" http:\/\/lwn.net\/Articles\/423584\/."},{"key":"e_1_3_2_1_7_1","doi-asserted-by":"publisher","DOI":"10.1109\/ISPASS.2005.1430554"},{"key":"e_1_3_2_1_8_1","doi-asserted-by":"publisher","DOI":"10.1145\/1815961.1815970"},{"key":"e_1_3_2_1_9_1","doi-asserted-by":"publisher","DOI":"10.1145\/2000064.2000101"},{"key":"e_1_3_2_1_10_1","doi-asserted-by":"publisher","DOI":"10.1145\/2485922.2485943"},{"key":"e_1_3_2_1_11_1","first-page":"297","volume-title":"Reducing Memory Reference Energy with Opportunistic Virtual Caching,\" in Proceedings of the 39th Annual International Symposium on Computer Architecture","author":"Basu A.","year":"2012","unstructured":"A. Basu , M. D. Hill , and M. M. Swift , \" Reducing Memory Reference Energy with Opportunistic Virtual Caching,\" in Proceedings of the 39th Annual International Symposium on Computer Architecture , pp. 297 -- 308 , 2012 . A. Basu, M. D. Hill, and M. M. Swift, \"Reducing Memory Reference Energy with Opportunistic Virtual Caching,\" in Proceedings of the 39th Annual International Symposium on Computer Architecture, pp. 297--308, 2012."},{"key":"e_1_3_2_1_12_1","doi-asserted-by":"publisher","DOI":"10.1145\/2540708.2540741"},{"key":"e_1_3_2_1_13_1","first-page":"62","volume-title":"Shared Last-level TLBs for Chip Multiprocessors,\" in Proceedings of the 17th IEEE International Symposium on High Performance Computer Architecture","author":"Bhattacharjee A.","year":"2011","unstructured":"A. Bhattacharjee , D. Lustig , and M. Martonosi , \" Shared Last-level TLBs for Chip Multiprocessors,\" in Proceedings of the 17th IEEE International Symposium on High Performance Computer Architecture , pp. 62 -- 63 , 2011 . A. Bhattacharjee, D. Lustig, and M. Martonosi, \"Shared Last-level TLBs for Chip Multiprocessors,\" in Proceedings of the 17th IEEE International Symposium on High Performance Computer Architecture, pp. 62--63, 2011."},{"key":"e_1_3_2_1_14_1","doi-asserted-by":"publisher","DOI":"10.1109\/PACT.2009.26"},{"key":"e_1_3_2_1_15_1","volume-title":"dissertation","author":"Bienia C.","year":"2011","unstructured":"C. Bienia , \"Benchmarking Modern Multiprocessors,\" Ph. D. dissertation , Princeton University , January 2011 . C. Bienia, \"Benchmarking Modern Multiprocessors,\" Ph.D. dissertation, Princeton University, January 2011."},{"key":"e_1_3_2_1_16_1","doi-asserted-by":"publisher","DOI":"10.1145\/70082.68193"},{"key":"e_1_3_2_1_17_1","doi-asserted-by":"publisher","DOI":"10.1145\/1375581.1375586"},{"key":"e_1_3_2_1_18_1","doi-asserted-by":"publisher","DOI":"10.1145\/2499370.2491973"},{"key":"e_1_3_2_1_19_1","first-page":"149","volume-title":"Inter-array Data Regrouping,\" in Proceedings of the 12th International Workshop on Languages and Compilers for Parallel Computing","author":"Ding C.","year":"2000","unstructured":"C. Ding and K. Kennedy , \" Inter-array Data Regrouping,\" in Proceedings of the 12th International Workshop on Languages and Compilers for Parallel Computing , pp. 149 -- 163 , 2000 . C. Ding and K. Kennedy, \"Inter-array Data Regrouping,\" in Proceedings of the 12th International Workshop on Languages and Compilers for Parallel Computing, pp. 149--163, 2000."},{"key":"e_1_3_2_1_20_1","first-page":"223","volume-title":"Supporting superpages in non-contiguous physical memory,\" in Proceedings of the 21st IEEE International Symposium on High Performance Computer Architecture","author":"Du Y.","year":"2015","unstructured":"Y. Du , M. Zhou , B. Childers , D. Mosse , and R. Melhem , \" Supporting superpages in non-contiguous physical memory,\" in Proceedings of the 21st IEEE International Symposium on High Performance Computer Architecture , pp. 223 -- 234 , Feb 2015 . Y. Du, M. Zhou, B. Childers, D. Mosse, and R. Melhem, \"Supporting superpages in non-contiguous physical memory,\" in Proceedings of the 21st IEEE International Symposium on High Performance Computer Architecture, pp. 223--234, Feb 2015."},{"key":"e_1_3_2_1_21_1","doi-asserted-by":"publisher","DOI":"10.1145\/2150976.2150982"},{"key":"e_1_3_2_1_22_1","doi-asserted-by":"publisher","DOI":"10.1145\/2669594.2669599"},{"key":"e_1_3_2_1_23_1","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.2014.37"},{"key":"e_1_3_2_1_24_1","doi-asserted-by":"publisher","DOI":"10.1145\/2150976.2150994"},{"key":"e_1_3_2_1_25_1","doi-asserted-by":"publisher","DOI":"10.1145\/1186736.1186737"},{"key":"e_1_3_2_1_26_1","unstructured":"Intel Corporation \"Introduction to the iAPX 432 Architecture \" 1981 no. 171821-001.  Intel Corporation \"Introduction to the iAPX 432 Architecture \" 1981 no. 171821-001."},{"key":"e_1_3_2_1_27_1","volume-title":"Paging-Structure Caches and their Invalidation","author":"Intel Corporation","year":"2008","unstructured":"Intel Corporation , \"TLBs , Paging-Structure Caches and their Invalidation ,\" 2008 , no. 317080-003. Intel Corporation, \"TLBs, Paging-Structure Caches and their Invalidation,\" 2008, no. 317080-003."},{"key":"e_1_3_2_1_28_1","unstructured":"Intel Corporation \"Intel\u00ae 64 and IA-32 Architectures Optimization Reference Manual \" April 2012 no. 248966-026.  Intel Corporation \"Intel\u00ae 64 and IA-32 Architectures Optimization Reference Manual \" April 2012 no. 248966-026."},{"key":"e_1_3_2_1_29_1","doi-asserted-by":"publisher","DOI":"10.1109\/40.710872"},{"key":"e_1_3_2_1_30_1","first-page":"195","volume-title":"Going the Distance for TLB Prefetching: An Application-driven Study,\" in Proceedings of the 29th Annual International Symposium on Computer Architecture","author":"Kandiraju G. B.","year":"2002","unstructured":"G. B. Kandiraju and A. Sivasubramaniam , \" Going the Distance for TLB Prefetching: An Application-driven Study,\" in Proceedings of the 29th Annual International Symposium on Computer Architecture , pp. 195 -- 206 , 2002 . G. B. Kandiraju and A. Sivasubramaniam, \"Going the Distance for TLB Prefetching: An Application-driven Study,\" in Proceedings of the 29th Annual International Symposium on Computer Architecture, pp. 195--206, 2002."},{"key":"e_1_3_2_1_31_1","first-page":"1","volume-title":"Performance Analysis of the Memory Management Unit under Scale-out Workloads,\" in Proceedings of the 2014 IEEE International Symposium on Workload Characterization","author":"Karakostas V.","year":"2014","unstructured":"V. Karakostas , O. S. Unsal , M. Nemirovsky , A. Cristal , and M. Swift , \" Performance Analysis of the Memory Management Unit under Scale-out Workloads,\" in Proceedings of the 2014 IEEE International Symposium on Workload Characterization , pp. 1 -- 12 , 2014 . V. Karakostas, O. S. Unsal, M. Nemirovsky, A. Cristal, and M. Swift, \"Performance Analysis of the Memory Management Unit under Scale-out Workloads,\" in Proceedings of the 2014 IEEE International Symposium on Workload Characterization, pp. 1--12, 2014."},{"key":"e_1_3_2_1_32_1","volume-title":"Proceedings of the 2007 IEEE Asian Solid-State Circuits Conference","author":"Kim J.-Y.","year":"2007","unstructured":"J.-Y. Kim and H.-J. Yoo , \"Bitwise Competition Logic for Compact Digital Comparator,\" in Proceedings of the 2007 IEEE Asian Solid-State Circuits Conference , 2007 . J.-Y. Kim and H.-J. Yoo, \"Bitwise Competition Logic for Compact Digital Comparator,\" in Proceedings of the 2007 IEEE Asian Solid-State Circuits Conference, 2007."},{"key":"e_1_3_2_1_33_1","volume-title":"Design of the b 5000 system,\" Datamation","author":"Lonehgan W.","unstructured":"W. Lonehgan and P. King , \" Design of the b 5000 system,\" Datamation , vol. 7 , no. 5, May 1961. W. Lonehgan and P. King, \"Design of the b 5000 system,\" Datamation, vol. 7, no. 5, May 1961."},{"key":"e_1_3_2_1_34_1","doi-asserted-by":"publisher","DOI":"10.1145\/2445572.2445574"},{"key":"e_1_3_2_1_35_1","volume-title":"The MIPS Privileged Resource Architecture","author":"Technologies MIPS","year":"2001","unstructured":"MIPS Technologies , Incorporated, \"MIPS32 Architecture for Programmers Volume iii : The MIPS Privileged Resource Architecture ,\" 2001 , no. MD00090, Revision 0.95. MIPS Technologies, Incorporated, \"MIPS32 Architecture for Programmers Volume iii: The MIPS Privileged Resource Architecture,\" 2001, no. MD00090, Revision 0.95."},{"key":"e_1_3_2_1_36_1","doi-asserted-by":"publisher","DOI":"10.1145\/1060289.1060299"},{"key":"e_1_3_2_1_37_1","first-page":"210","volume-title":"Prediction-based superpage-friendly TLB designs,\" in Proceedings of the 21st IEEE International Symposium on High Performance Computer Architecture","author":"Papadopoulou M.-M.","year":"2015","unstructured":"M.-M. Papadopoulou , X. Tong , A. Seznec , and A. Moshovos , \" Prediction-based superpage-friendly TLB designs,\" in Proceedings of the 21st IEEE International Symposium on High Performance Computer Architecture , pp. 210 -- 222 , Feb 2015 . M.-M. Papadopoulou, X. Tong, A. Seznec, and A. Moshovos, \"Prediction-based superpage-friendly TLB designs,\" in Proceedings of the 21st IEEE International Symposium on High Performance Computer Architecture, pp. 210--222, Feb 2015."},{"key":"e_1_3_2_1_38_1","first-page":"558","volume-title":"Increasing TLB reach by exploiting clustering in page translations,\" in Proceedings of the 20th IEEE International Symposium on High Performance Computer Architecture","author":"Pham B.","year":"2014","unstructured":"B. Pham , A. Bhattacharjee , Y. Eckert , and G. H. Loh , \" Increasing TLB reach by exploiting clustering in page translations,\" in Proceedings of the 20th IEEE International Symposium on High Performance Computer Architecture , pp. 558 -- 567 , 2014 . B. Pham, A. Bhattacharjee, Y. Eckert, and G. H. Loh, \"Increasing TLB reach by exploiting clustering in page translations,\" in Proceedings of the 20th IEEE International Symposium on High Performance Computer Architecture, pp. 558--567, 2014."},{"key":"e_1_3_2_1_39_1","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.2012.32"},{"key":"e_1_3_2_1_40_1","volume-title":"Next Generation SPARC,\" in Hot Chips: A Symposium on High Performance Chips","author":"Phillips S.","year":"2014","unstructured":"S. Phillips , \"M7 : Next Generation SPARC,\" in Hot Chips: A Symposium on High Performance Chips , 2014 . S. Phillips, \"M7: Next Generation SPARC,\" in Hot Chips: A Symposium on High Performance Chips, 2014."},{"key":"e_1_3_2_1_41_1","volume-title":"IBM Power Systems Performance Guide Implementing and Optimizing","author":"Quintero D.","year":"2013","unstructured":"D. Quintero , S. Chabrolles , C. H. Chen , M. Dhandapani , T. Holloway , C. Jadhav , S. K. Kim , S. Kurian , B. Raj , R. Resende , B. Roden , N. Srinivasan , R. Wale , W. Zanatta , and Z. Zhang , \" IBM Power Systems Performance Guide Implementing and Optimizing ,\" 2013 . D. Quintero, S. Chabrolles, C. H. Chen, M. Dhandapani, T. Holloway, C. Jadhav, S. K. Kim, S. Kurian, B. Raj, R. Resende, B. Roden, N. Srinivasan, R. Wale, W. Zanatta, and Z. Zhang, \"IBM Power Systems Performance Guide Implementing and Optimizing,\" 2013."},{"key":"e_1_3_2_1_42_1","doi-asserted-by":"publisher","DOI":"10.1145\/339647.339666"},{"key":"e_1_3_2_1_43_1","doi-asserted-by":"publisher","DOI":"10.1145\/165123.165152"},{"key":"e_1_3_2_1_44_1","doi-asserted-by":"publisher","DOI":"10.1109\/MM.2012.1"},{"key":"e_1_3_2_1_45_1","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.2010.26"},{"key":"e_1_3_2_1_46_1","unstructured":"Sun Microsystems \"UltraSPARC T2 Supplement to the UltraSPARC Architecture 2007.\"  Sun Microsystems \"UltraSPARC T2 Supplement to the UltraSPARC Architecture 2007.\""},{"key":"e_1_3_2_1_47_1","doi-asserted-by":"publisher","DOI":"10.1145\/195473.195531"},{"key":"e_1_3_2_1_48_1","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.2008.4771782"},{"key":"e_1_3_2_1_49_1","doi-asserted-by":"publisher","DOI":"10.1145\/605397.605429"},{"key":"e_1_3_2_1_50_1","first-page":"358","volume-title":"An In-cache Address Translation Mechanism,\" in Proceedings of the 13th Annual International Symposium on Computer Architecture","author":"Wood D. A.","year":"1986","unstructured":"D. A. Wood , S. J. Eggers , G. Gibson , M. D. Hill , and J. M. Pendleton , \" An In-cache Address Translation Mechanism,\" in Proceedings of the 13th Annual International Symposium on Computer Architecture , pp. 358 -- 365 , 1986 . D. A. Wood, S. J. Eggers, G. Gibson, M. D. Hill, and J. M. Pendleton, \"An In-cache Address Translation Mechanism,\" in Proceedings of the 13th Annual International Symposium on Computer Architecture, pp. 358--365, 1986."}],"event":{"name":"ISCA '15: The 42nd Annual International Symposium on Computer Architecture","location":"Portland Oregon","acronym":"ISCA '15","sponsor":["IEEE TCCA IEEE Computer Society Technical Committee on Computer Architecture","SIGARCH ACM Special Interest Group on Computer Architecture"]},"container-title":["Proceedings of the 42nd Annual International Symposium on Computer Architecture"],"original-title":[],"link":[{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/2749469.2749471","content-type":"unspecified","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/dl.acm.org\/doi\/pdf\/10.1145\/2749469.2749471","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,6,18]],"date-time":"2025-06-18T15:04:04Z","timestamp":1750259044000},"score":1,"resource":{"primary":{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/2749469.2749471"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2015,6,13]]},"references-count":50,"alternative-id":["10.1145\/2749469.2749471","10.1145\/2749469"],"URL":"https:\/\/doi.org\/10.1145\/2749469.2749471","relation":{"is-identical-to":[{"id-type":"doi","id":"10.1145\/2872887.2749471","asserted-by":"object"}]},"subject":[],"published":{"date-parts":[[2015,6,13]]},"assertion":[{"value":"2015-06-13","order":2,"name":"published","label":"Published","group":{"name":"publication_history","label":"Publication History"}}]}}