{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,3,13]],"date-time":"2026-03-13T07:35:13Z","timestamp":1773387313783,"version":"3.50.1"},"publisher-location":"New York, NY, USA","reference-count":81,"publisher":"ACM","license":[{"start":{"date-parts":[[2015,6,13]],"date-time":"2015-06-13T00:00:00Z","timestamp":1434153600000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/www.acm.org\/publications\/policies\/copyright_policy#Background"}],"content-domain":{"domain":["dl.acm.org"],"crossmark-restriction":true},"short-container-title":[],"published-print":{"date-parts":[[2015,6,13]]},"DOI":"10.1145\/2749469.2749475","type":"proceedings-article","created":{"date-parts":[[2015,5,26]],"date-time":"2015-05-26T10:36:25Z","timestamp":1432636585000},"page":"450-462","update-policy":"https:\/\/doi.org\/10.1145\/crossmark-policy","source":"Crossref","is-referenced-by-count":362,"title":["Heracles"],"prefix":"10.1145","author":[{"given":"David","family":"Lo","sequence":"first","affiliation":[{"name":"Stanford University"}]},{"given":"Liqun","family":"Cheng","sequence":"additional","affiliation":[{"name":"Google, Inc."}]},{"given":"Rama","family":"Govindaraju","sequence":"additional","affiliation":[{"name":"Google, Inc."}]},{"given":"Parthasarathy","family":"Ranganathan","sequence":"additional","affiliation":[{"name":"Google, Inc."}]},{"given":"Christos","family":"Kozyrakis","sequence":"additional","affiliation":[{"name":"Stanford University"}]}],"member":"320","published-online":{"date-parts":[[2015,6,13]]},"reference":[{"key":"e_1_3_2_1_1_1","unstructured":"\"Iperf - The TCP\/UDP Bandwidth Measurement Tool \" https:\/\/iperf.fr\/.  \"Iperf - The TCP\/UDP Bandwidth Measurement Tool \" https:\/\/iperf.fr\/."},{"key":"e_1_3_2_1_2_1","unstructured":"\"memcached \" http:\/\/memcached.org\/.  \"memcached \" http:\/\/memcached.org\/."},{"key":"e_1_3_2_1_3_1","volume-title":"Sep","author":"Architectures Software Developer's Manual Intel\u00ae","year":"2014","unstructured":"\" Intel\u00ae 64 and IA-32 Architectures Software Developer's Manual ,\" vol. 3B: System Programming Guide, Part 2 , Sep 2014 . \"Intel\u00ae 64 and IA-32 Architectures Software Developer's Manual,\" vol. 3B: System Programming Guide, Part 2, Sep 2014."},{"key":"e_1_3_2_1_4_1","doi-asserted-by":"publisher","DOI":"10.1145\/1402958.1402967"},{"key":"e_1_3_2_1_5_1","doi-asserted-by":"publisher","DOI":"10.1145\/1851182.1851192"},{"key":"e_1_3_2_1_6_1","doi-asserted-by":"publisher","DOI":"10.1109\/MC.2007.443"},{"key":"e_1_3_2_1_7_1","doi-asserted-by":"publisher","DOI":"10.5555\/2534500"},{"key":"e_1_3_2_1_8_1","volume-title":"IX: A Protected Dataplane Operating System for High Throughput and Low Latency,\" in 11th USENIX Symposium on Operating Systems Design and Implementation (OSDI 14)","author":"Adam Belay","year":"2014","unstructured":"Adam Belay et al. , \" IX: A Protected Dataplane Operating System for High Throughput and Low Latency,\" in 11th USENIX Symposium on Operating Systems Design and Implementation (OSDI 14) . Broomfield, CO : USENIX Association , Oct. 2014 . Adam Belay et al., \"IX: A Protected Dataplane Operating System for High Throughput and Low Latency,\" in 11th USENIX Symposium on Operating Systems Design and Implementation (OSDI 14). Broomfield, CO: USENIX Association, Oct. 2014."},{"key":"e_1_3_2_1_9_1","volume-title":"USENIXATC'11","author":"Sergey","year":"2011","unstructured":"Sergey Blagodurov et al., \"A Case for NUMA-aware Contention Management on Multicore Systems,\" in Proc. of the 2011 USENIX Conference on USENIX Annual Technical Conference, ser . USENIXATC'11 . Berkeley, CA: USENIX Association , 2011 . Sergey Blagodurov et al., \"A Case for NUMA-aware Contention Management on Multicore Systems,\" in Proc. of the 2011 USENIX Conference on USENIX Annual Technical Conference, ser. USENIXATC'11. Berkeley, CA: USENIX Association, 2011."},{"key":"e_1_3_2_1_10_1","volume-title":"Apollo: Scalable and Coordinated Scheduling for Cloud-Scale Computing,\" in 11th USENIX Symposium on Operating Systems Design and Implementation (OSDI 14)","author":"Eric Boutin","year":"2014","unstructured":"Eric Boutin et al. , \" Apollo: Scalable and Coordinated Scheduling for Cloud-Scale Computing,\" in 11th USENIX Symposium on Operating Systems Design and Implementation (OSDI 14) . Broomfield, CO : USENIX Association , 2014 . Eric Boutin et al., \"Apollo: Scalable and Coordinated Scheduling for Cloud-Scale Computing,\" in 11th USENIX Symposium on Operating Systems Design and Implementation (OSDI 14). Broomfield, CO: USENIX Association, 2014."},{"key":"e_1_3_2_1_11_1","doi-asserted-by":"publisher","DOI":"10.1145\/1232919.1232926"},{"key":"e_1_3_2_1_12_1","unstructured":"Martin A. Brown \"Traffic Control HOWTO \" http:\/\/linux-ip.net\/articles\/Traffic-Control-HOWTO\/.  Martin A. Brown \"Traffic Control HOWTO \" http:\/\/linux-ip.net\/articles\/Traffic-Control-HOWTO\/."},{"key":"e_1_3_2_1_13_1","doi-asserted-by":"publisher","DOI":"10.1145\/2670979.2670999"},{"key":"e_1_3_2_1_14_1","unstructured":"McKinsey & Company \"Revolutionizing data center efficiency \" Uptime Institute Symp. 2008.  McKinsey & Company \"Revolutionizing data center efficiency \" Uptime Institute Symp . 2008."},{"key":"e_1_3_2_1_15_1","doi-asserted-by":"publisher","DOI":"10.1145\/2485922.2485949"},{"key":"e_1_3_2_1_16_1","doi-asserted-by":"publisher","DOI":"10.1145\/2670979.2670981"},{"key":"e_1_3_2_1_17_1","doi-asserted-by":"publisher","DOI":"10.1145\/2408776.2408794"},{"key":"e_1_3_2_1_18_1","doi-asserted-by":"publisher","DOI":"10.1145\/2451116.2451125"},{"key":"e_1_3_2_1_19_1","doi-asserted-by":"publisher","DOI":"10.1145\/2541940.2541941"},{"key":"e_1_3_2_1_20_1","doi-asserted-by":"publisher","DOI":"10.1145\/1736020.1736058"},{"key":"e_1_3_2_1_21_1","doi-asserted-by":"publisher","DOI":"10.1145\/2000064.2000108"},{"key":"e_1_3_2_1_22_1","doi-asserted-by":"publisher","DOI":"10.1145\/2038916.2038938"},{"key":"e_1_3_2_1_23_1","doi-asserted-by":"publisher","DOI":"10.1145\/1241601.1241608"},{"key":"e_1_3_2_1_24_1","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.2007.6"},{"key":"e_1_3_2_1_25_1","doi-asserted-by":"publisher","DOI":"10.1109\/MM.2011.77"},{"key":"e_1_3_2_1_26_1","doi-asserted-by":"publisher","DOI":"10.1145\/1152154.1152161"},{"key":"e_1_3_2_1_27_1","unstructured":"Intel \"Serial ATA II Native Command Queuing Overview \" http:\/\/download.intel.com\/support\/chipsets\/imsm\/sb\/sata2_ncq_overview.pdf 2003.  Intel \"Serial ATA II Native Command Queuing Overview \" http:\/\/download.intel.com\/support\/chipsets\/imsm\/sb\/sata2_ncq_overview.pdf 2003."},{"key":"e_1_3_2_1_28_1","volume-title":"Introduction to Network Simulator NS2","author":"Teerawat Issariyakul","year":"2010","unstructured":"Teerawat Issariyakul et al. Introduction to Network Simulator NS2 , 1 st ed. Springer Publishing Company, Inc orporated, 2010 . Teerawat Issariyakul et al. Introduction to Network Simulator NS2, 1st ed. Springer Publishing Company, Incorporated, 2010.","edition":"1"},{"key":"e_1_3_2_1_29_1","doi-asserted-by":"publisher","DOI":"10.1145\/1006209.1006246"},{"key":"e_1_3_2_1_30_1","doi-asserted-by":"publisher","DOI":"10.1145\/1254882.1254886"},{"key":"e_1_3_2_1_31_1","doi-asserted-by":"publisher","DOI":"10.1145\/1816038.1816002"},{"key":"e_1_3_2_1_32_1","doi-asserted-by":"publisher","DOI":"10.1145\/2228360.2228513"},{"key":"e_1_3_2_1_33_1","volume-title":"EyeQ: Practical Network Performance Isolation at the Edge,\" in Proc. of the 10th USENIX Conference on Networked Systems Design and Implementation, ser. nsdi'13","author":"Vimalkumar Jeyakumar","year":"2013","unstructured":"Vimalkumar Jeyakumar et al. \" EyeQ: Practical Network Performance Isolation at the Edge,\" in Proc. of the 10th USENIX Conference on Networked Systems Design and Implementation, ser. nsdi'13 . Berkeley, CA : USENIX Association , 2013 . Vimalkumar Jeyakumar et al. \"EyeQ: Practical Network Performance Isolation at the Edge,\" in Proc. of the 10th USENIX Conference on Networked Systems Design and Implementation, ser. nsdi'13. Berkeley, CA: USENIX Association, 2013."},{"key":"e_1_3_2_1_34_1","volume-title":"Tradeoffs between Power Management and Tail Latency in Warehouse-Scale Applications,\" in IISWC","author":"Svilen Kanev","year":"2014","unstructured":"Svilen Kanev et al. \" Tradeoffs between Power Management and Tail Latency in Warehouse-Scale Applications,\" in IISWC , 2014 . Svilen Kanev et al. \"Tradeoffs between Power Management and Tail Latency in Warehouse-Scale Applications,\" in IISWC, 2014."},{"key":"e_1_3_2_1_35_1","doi-asserted-by":"publisher","DOI":"10.1145\/2391229.2391238"},{"key":"e_1_3_2_1_36_1","doi-asserted-by":"publisher","DOI":"10.1145\/2541940.2541944"},{"key":"e_1_3_2_1_37_1","volume-title":"HPCA 2008. IEEE 14th International Symposium on","author":"Wonyoung","year":"2008","unstructured":"Wonyoung Kim et al. \"System level analysis of fast, per-core DVFS using on-chip switching regulators,\" in High Performance Computer Architecture, 2008 . HPCA 2008. IEEE 14th International Symposium on , Feb 2008 . Wonyoung Kim et al. \"System level analysis of fast, per-core DVFS using on-chip switching regulators,\" in High Performance Computer Architecture, 2008. HPCA 2008. IEEE 14th International Symposium on, Feb 2008."},{"key":"e_1_3_2_1_38_1","volume-title":"Building high-level features using large scale unsupervised learning,\" in International Conference in Machine Learning","author":"Quoc Le","year":"2012","unstructured":"Quoc Le et al. \" Building high-level features using large scale unsupervised learning,\" in International Conference in Machine Learning , 2012 . Quoc Le et al. \"Building high-level features using large scale unsupervised learning,\" in International Conference in Machine Learning, 2012."},{"key":"e_1_3_2_1_39_1","doi-asserted-by":"publisher","DOI":"10.1145\/2592798.2592821"},{"key":"e_1_3_2_1_40_1","doi-asserted-by":"publisher","DOI":"10.1016\/j.jpdc.2010.10.013"},{"key":"e_1_3_2_1_41_1","doi-asserted-by":"publisher","DOI":"10.1145\/2485922.2485926"},{"key":"e_1_3_2_1_42_1","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.2012.6168955"},{"key":"e_1_3_2_1_43_1","volume-title":"HPCA 2008. IEEE 14th International Symposium on","author":"Jiang","year":"2008","unstructured":"Jiang Lin et al. \"Gaining insights into multicore cache partitioning: Bridging the gap between simulation and real systems,\" in High Performance Computer Architecture, 2008 . HPCA 2008. IEEE 14th International Symposium on , Feb 2008 . Jiang Lin et al. \"Gaining insights into multicore cache partitioning: Bridging the gap between simulation and real systems,\" in High Performance Computer Architecture, 2008. HPCA 2008. IEEE 14th International Symposium on, Feb 2008."},{"key":"e_1_3_2_1_44_1","doi-asserted-by":"publisher","DOI":"10.1109\/DASC.2011.87"},{"key":"e_1_3_2_1_45_1","volume-title":"Tessellation: Space-time Partitioning in a Manycore Client OS,\" in Proc. of the First USENIX Conference on Hot Topics in Parallelism, ser. HotPar'09","author":"Rose Liu","year":"2009","unstructured":"Rose Liu et al. \" Tessellation: Space-time Partitioning in a Manycore Client OS,\" in Proc. of the First USENIX Conference on Hot Topics in Parallelism, ser. HotPar'09 . Berkeley, CA : USENIX Association , 2009 . Rose Liu et al. \"Tessellation: Space-time Partitioning in a Manycore Client OS,\" in Proc. of the First USENIX Conference on Hot Topics in Parallelism, ser. HotPar'09. Berkeley, CA: USENIX Association, 2009."},{"key":"e_1_3_2_1_46_1","volume-title":"SleepScale: Runtime Joint Speed Scaling and Sleep States Management for Power Efficient Data Centers,\" in Proceeding of the 41st Annual International Symposium on Computer Architecuture, ser. ISCA '14","author":"Yanpei Liu","year":"2014","unstructured":"Yanpei Liu et al. \" SleepScale: Runtime Joint Speed Scaling and Sleep States Management for Power Efficient Data Centers,\" in Proceeding of the 41st Annual International Symposium on Computer Architecuture, ser. ISCA '14 . Piscataway, NJ : IEEE Press , 2014 . Yanpei Liu et al. \"SleepScale: Runtime Joint Speed Scaling and Sleep States Management for Power Efficient Data Centers,\" in Proceeding of the 41st Annual International Symposium on Computer Architecuture, ser. ISCA '14. Piscataway, NJ: IEEE Press, 2014."},{"key":"e_1_3_2_1_47_1","volume-title":"ISCA '14","author":"David","year":"2014","unstructured":"David Lo et al. \"Towards Energy Proportionality for Large-scale Latency-critical Workloads,\" in Proceeding of the 41st Annual International Symposium on Computer Architecuture, ser . ISCA '14 . Piscataway, NJ: IEEE Press , 2014 . David Lo et al. \"Towards Energy Proportionality for Large-scale Latency-critical Workloads,\" in Proceeding of the 41st Annual International Symposium on Computer Architecuture, ser. ISCA '14. Piscataway, NJ: IEEE Press, 2014."},{"key":"e_1_3_2_1_48_1","doi-asserted-by":"publisher","DOI":"10.1145\/2366231.2337164"},{"key":"e_1_3_2_1_49_1","volume-title":"ISCA '12","author":"R","year":"2012","unstructured":"R Manikantan et al. \"Probabilistic Shared Cache Management (PriSM),\" in Proc. of the 39th Annual International Symposium on Computer Architecture, ser . ISCA '12 . Washington, DC: IEEE Computer Society , 2012 . R Manikantan et al. \"Probabilistic Shared Cache Management (PriSM),\" in Proc. of the 39th Annual International Symposium on Computer Architecture, ser. ISCA '12. Washington, DC: IEEE Computer Society, 2012."},{"key":"e_1_3_2_1_50_1","doi-asserted-by":"publisher","DOI":"10.1109\/MM.2012.22"},{"key":"e_1_3_2_1_51_1","doi-asserted-by":"publisher","DOI":"10.1145\/2155620.2155650"},{"key":"e_1_3_2_1_52_1","doi-asserted-by":"publisher","DOI":"10.5555\/2007336.2007411"},{"key":"e_1_3_2_1_53_1","doi-asserted-by":"publisher","DOI":"10.1145\/1508244.1508269"},{"key":"e_1_3_2_1_54_1","doi-asserted-by":"publisher","DOI":"10.1145\/2000064.2000103"},{"key":"e_1_3_2_1_55_1","unstructured":"Paul Menage \"CGROUPS \" https:\/\/www.kernel.org\/doc\/Documentation\/cgroups\/cgroups.txt.  Paul Menage \"CGROUPS \" https:\/\/www.kernel.org\/doc\/Documentation\/cgroups\/cgroups.txt."},{"key":"e_1_3_2_1_56_1","doi-asserted-by":"publisher","DOI":"10.1145\/2155620.2155664"},{"key":"e_1_3_2_1_57_1","doi-asserted-by":"publisher","DOI":"10.1145\/1555754.1555798"},{"key":"e_1_3_2_1_58_1","doi-asserted-by":"publisher","DOI":"10.1145\/1755913.1755938"},{"key":"e_1_3_2_1_59_1","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.2006.24"},{"key":"e_1_3_2_1_60_1","volume-title":"DeepDive: Transparently Identifying and Managing Performance Interference in Virtualized Environments,\" in Proc. of the USENIX Annual Technical Conference (ATC'13)","author":"Dejan Novakovic","year":"2013","unstructured":"Dejan Novakovic et al. \" DeepDive: Transparently Identifying and Managing Performance Interference in Virtualized Environments,\" in Proc. of the USENIX Annual Technical Conference (ATC'13) , San Jose, CA , 2013 . Dejan Novakovic et al. \"DeepDive: Transparently Identifying and Managing Performance Interference in Virtualized Environments,\" in Proc. of the USENIX Annual Technical Conference (ATC'13), San Jose, CA, 2013."},{"key":"e_1_3_2_1_61_1","volume-title":"The 5th International Symposium on","volume":"3","author":"W.","year":"2002","unstructured":"W. Pattara-Aukom et al. \"Starvation prevention and quality of service in wireless LANs,\" in Wireless Personal Multimedia Communications, 2002 . The 5th International Symposium on , vol. 3 , Oct 2002 . W. Pattara-Aukom et al. \"Starvation prevention and quality of service in wireless LANs,\" in Wireless Personal Multimedia Communications, 2002. The 5th International Symposium on, vol. 3, Oct 2002."},{"key":"e_1_3_2_1_62_1","doi-asserted-by":"publisher","DOI":"10.1109\/MASCOTS.2012.21"},{"key":"e_1_3_2_1_63_1","volume-title":"ISCA '14","author":"Andrew","year":"2014","unstructured":"Andrew Putnam et al. \"A Reconfigurable Fabric for Accelerating Large-scale Datacenter Services,\" in Proceeding of the 41st Annual International Symposium on Computer Architecuture, ser . ISCA '14 . Piscataway, NJ: IEEE Press , 2014 . Andrew Putnam et al. \"A Reconfigurable Fabric for Accelerating Large-scale Datacenter Services,\" in Proceeding of the 41st Annual International Symposium on Computer Architecuture, ser. ISCA '14. Piscataway, NJ: IEEE Press, 2014."},{"key":"e_1_3_2_1_64_1","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.2006.49"},{"key":"e_1_3_2_1_65_1","doi-asserted-by":"publisher","DOI":"10.1145\/339647.339685"},{"key":"e_1_3_2_1_66_1","doi-asserted-by":"publisher","DOI":"10.1145\/2391229.2391236"},{"key":"e_1_3_2_1_67_1","unstructured":"Chuck Rosenberg \"Improving Photo Search: A Step Across the Semantic Gap \" http:\/\/googleresearch.blogspot.com\/2013\/06\/improving-photo-search-step-across.html.  Chuck Rosenberg \"Improving Photo Search: A Step Across the Semantic Gap \" http:\/\/googleresearch.blogspot.com\/2013\/06\/improving-photo-search-step-across.html."},{"key":"e_1_3_2_1_68_1","doi-asserted-by":"publisher","DOI":"10.1145\/2024723.2000073"},{"key":"e_1_3_2_1_69_1","doi-asserted-by":"publisher","DOI":"10.1109\/TC.2010.63"},{"key":"e_1_3_2_1_70_1","doi-asserted-by":"publisher","DOI":"10.1145\/1993744.1993747"},{"key":"e_1_3_2_1_71_1","doi-asserted-by":"publisher","DOI":"10.1145\/1669112.1669177"},{"key":"e_1_3_2_1_72_1","volume-title":"High Performance Hardware-Accelerated Flash Key-Value Store,\" in The 2014 Non-volatile Memories Workshop (NVMW)","author":"Shingo Tanaka","year":"2014","unstructured":"Shingo Tanaka et al. \" High Performance Hardware-Accelerated Flash Key-Value Store,\" in The 2014 Non-volatile Memories Workshop (NVMW) , 2014 . Shingo Tanaka et al. \"High Performance Hardware-Accelerated Flash Key-Value Store,\" in The 2014 Non-volatile Memories Workshop (NVMW), 2014."},{"key":"e_1_3_2_1_73_1","doi-asserted-by":"publisher","DOI":"10.1145\/2000064.2000099"},{"key":"e_1_3_2_1_74_1","volume-title":"Symp. on High-Performance Computer Architecture","author":"Arunchandar","year":"2010","unstructured":"Arunchandar Vasan et al. \"Worth their watts? - an empirical study of datacenter servers,\" in Intl . Symp. on High-Performance Computer Architecture , 2010 . Arunchandar Vasan et al. \"Worth their watts? - an empirical study of datacenter servers,\" in Intl. Symp. on High-Performance Computer Architecture, 2010."},{"key":"e_1_3_2_1_75_1","doi-asserted-by":"publisher","DOI":"10.1145\/2150976.2151021"},{"key":"e_1_3_2_1_76_1","doi-asserted-by":"publisher","DOI":"10.1145\/2018436.2018443"},{"key":"e_1_3_2_1_77_1","volume-title":"A Comparison of Capacity Management Schemes for Shared CMP Caches,\" in Proc. of the 7th Workshop on Duplicating, Deconstructing, and Debunking","author":"Wu Carole-Jean","year":"2008","unstructured":"Carole-Jean Wu \" A Comparison of Capacity Management Schemes for Shared CMP Caches,\" in Proc. of the 7th Workshop on Duplicating, Deconstructing, and Debunking , vol. 15 . Citeseer , 2008 . Carole-Jean Wu et al. \"A Comparison of Capacity Management Schemes for Shared CMP Caches,\" in Proc. of the 7th Workshop on Duplicating, Deconstructing, and Debunking, vol. 15. Citeseer, 2008."},{"key":"e_1_3_2_1_78_1","doi-asserted-by":"publisher","DOI":"10.1145\/1555754.1555778"},{"key":"e_1_3_2_1_79_1","doi-asserted-by":"publisher","DOI":"10.1145\/2485922.2485974"},{"key":"e_1_3_2_1_80_1","doi-asserted-by":"publisher","DOI":"10.1145\/2465351.2465388"},{"key":"e_1_3_2_1_81_1","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.2014.53"}],"event":{"name":"ISCA '15: The 42nd Annual International Symposium on Computer Architecture","location":"Portland Oregon","acronym":"ISCA '15","sponsor":["IEEE TCCA IEEE Computer Society Technical Committee on Computer Architecture","SIGARCH ACM Special Interest Group on Computer Architecture"]},"container-title":["Proceedings of the 42nd Annual International Symposium on Computer Architecture"],"original-title":[],"link":[{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/2749469.2749475","content-type":"unspecified","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/dl.acm.org\/doi\/pdf\/10.1145\/2749469.2749475","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,6,18]],"date-time":"2025-06-18T15:04:04Z","timestamp":1750259044000},"score":1,"resource":{"primary":{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/2749469.2749475"}},"subtitle":["improving resource efficiency at scale"],"short-title":[],"issued":{"date-parts":[[2015,6,13]]},"references-count":81,"alternative-id":["10.1145\/2749469.2749475","10.1145\/2749469"],"URL":"https:\/\/doi.org\/10.1145\/2749469.2749475","relation":{"is-identical-to":[{"id-type":"doi","id":"10.1145\/2872887.2749475","asserted-by":"object"}]},"subject":[],"published":{"date-parts":[[2015,6,13]]},"assertion":[{"value":"2015-06-13","order":2,"name":"published","label":"Published","group":{"name":"publication_history","label":"Publication History"}}]}}