{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,2,27]],"date-time":"2026-02-27T03:47:21Z","timestamp":1772164041618,"version":"3.50.1"},"publisher-location":"New York, NY, USA","reference-count":38,"publisher":"ACM","license":[{"start":{"date-parts":[[2015,6,13]],"date-time":"2015-06-13T00:00:00Z","timestamp":1434153600000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/www.acm.org\/publications\/policies\/copyright_policy#Background"}],"funder":[{"DOI":"10.13039\/501100003725","name":"National Research Foundation of Korea","doi-asserted-by":"publisher","award":["NRF-2014R1A1A1005894, NRF-2014R1A1A1003746, NRF-2014R1A1A2054658"],"award-info":[{"award-number":["NRF-2014R1A1A1005894, NRF-2014R1A1A1003746, NRF-2014R1A1A2054658"]}],"id":[{"id":"10.13039\/501100003725","id-type":"DOI","asserted-by":"publisher"}]}],"content-domain":{"domain":["dl.acm.org"],"crossmark-restriction":true},"short-container-title":[],"published-print":{"date-parts":[[2015,6,13]]},"DOI":"10.1145\/2749469.2750383","type":"proceedings-article","created":{"date-parts":[[2015,5,26]],"date-time":"2015-05-26T10:36:25Z","timestamp":1432636585000},"page":"211-222","update-policy":"https:\/\/doi.org\/10.1145\/crossmark-policy","source":"Crossref","is-referenced-by-count":67,"title":["A fully associative, tagless DRAM cache"],"prefix":"10.1145","author":[{"given":"Yongjun","family":"Lee","sequence":"first","affiliation":[{"name":"Sungkyunkwan University, Suwon, Korea"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Jongwon","family":"Kim","sequence":"additional","affiliation":[{"name":"Sungkyunkwan University, Suwon, Korea"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Hakbeom","family":"Jang","sequence":"additional","affiliation":[{"name":"Sungkyunkwan University, Suwon, Korea"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Hyunggyun","family":"Yang","sequence":"additional","affiliation":[{"name":"POSTECH, Pohang, Korea"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Jangwoo","family":"Kim","sequence":"additional","affiliation":[{"name":"POSTECH, Pohang, Korea"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Jinkyu","family":"Jeong","sequence":"additional","affiliation":[{"name":"Sungkyunkwan University, Suwon, Korea"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Jae W.","family":"Lee","sequence":"additional","affiliation":[{"name":"Sungkyunkwan University, Suwon, Korea"}],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"320","published-online":{"date-parts":[[2015,6,13]]},"reference":[{"key":"e_1_3_2_1_1_1","unstructured":"\"AMD Working With Hynix For Development of High-Bandwidth 3D Stacked Memory.\" {Online}. Available: http:\/\/wccftech.com\/amd-working-hynix-development-highbandwidth-3d-stacked-memory  \"AMD Working With Hynix For Development of High-Bandwidth 3D Stacked Memory.\" {Online}. Available: http:\/\/wccftech.com\/amd-working-hynix-development-highbandwidth-3d-stacked-memory"},{"key":"e_1_3_2_1_2_1","unstructured":"\"CACTI: An integrated cache and memory access time cycle time area leakage and dynamic power model.\" {Online}. Available: http:\/\/www.hpl.hp.com\/research\/cacti  \"CACTI: An integrated cache and memory access time cycle time area leakage and dynamic power model.\" {Online}. Available: http:\/\/www.hpl.hp.com\/research\/cacti"},{"key":"e_1_3_2_1_3_1","unstructured":"\"Intel unveils 72-core x86 Knights Landing CPU for exascale supercomputing.\" {Online}. Available: http:\/\/www.extremetech.com\/extreme\/171678-intel-unveils-72-core-x86-knights-landing  \"Intel unveils 72-core x86 Knights Landing CPU for exascale supercomputing.\" {Online}. Available: http:\/\/www.extremetech.com\/extreme\/171678-intel-unveils-72-core-x86-knights-landing"},{"key":"e_1_3_2_1_4_1","unstructured":"\"Interview: Masaaki Tsuruta Sony Computer Entertainment.\" {Online}. Available: http:\/\/eandt.theiet.org\/magazine\/2011\/12\/maasaki-tsu-interview.cfm  \"Interview: Masaaki Tsuruta Sony Computer Entertainment.\" {Online}. Available: http:\/\/eandt.theiet.org\/magazine\/2011\/12\/maasaki-tsu-interview.cfm"},{"key":"e_1_3_2_1_5_1","unstructured":"\"McSim Simulator.\" {Online}. Available: http:\/\/scale.snu.ac.kr\/mcsim  \"McSim Simulator.\" {Online}. Available: http:\/\/scale.snu.ac.kr\/mcsim"},{"key":"e_1_3_2_1_6_1","unstructured":"\"Nvidia to Stack up DRAM on Future Volta GPUs.\" {Online}. Available: http:\/\/www.theregister.co.uk\/2013\/03\/19  \"Nvidia to Stack up DRAM on Future Volta GPUs.\" {Online}. Available: http:\/\/www.theregister.co.uk\/2013\/03\/19"},{"key":"e_1_3_2_1_7_1","unstructured":"\"The SAP HANA Database.\" {Online}. Available: http:\/\/www.sap.com\/HANA  \"The SAP HANA Database.\" {Online}. Available: http:\/\/www.sap.com\/HANA"},{"key":"e_1_3_2_1_8_1","unstructured":"\"Xilinx SSI Technology.\" {Online}. Available: http:\/\/www.hotchips.org\/archives\/hc24  \"Xilinx SSI Technology.\" {Online}. Available: http:\/\/www.hotchips.org\/archives\/hc24"},{"key":"e_1_3_2_1_9_1","volume-title":"May","author":"AMD","year":"2013","unstructured":"AMD , AMD64 Architecture Programmer's Manual Volume 2: System Programming , May 2013 . AMD, AMD64 Architecture Programmer's Manual Volume 2: System Programming, May 2013."},{"key":"e_1_3_2_1_10_1","volume-title":"Automation and Test in Europe (DATE)","author":"Chen K.","year":"2012","unstructured":"K. Chen , S. Li , N. Muralimanohar , J. H. Ahn , J. B. Brockman , and N. P. Jouppi , \" CACTI-3DD: Architecture-level modeling for 3D die-stacked DRAM main memory,\" in Proceedings of the Conference on Design , Automation and Test in Europe (DATE) , Mar 2012 . K. Chen, S. Li, N. Muralimanohar, J. H. Ahn, J. B. Brockman, and N. P. Jouppi, \"CACTI-3DD: Architecture-level modeling for 3D die-stacked DRAM main memory,\" in Proceedings of the Conference on Design, Automation and Test in Europe (DATE), Mar 2012."},{"key":"e_1_3_2_1_11_1","volume-title":"Jan\/Feb","author":"Cubillo J. R.","year":"2012","unstructured":"J. R. Cubillo , R. Weerasekera , Z. Z. Oo , E.-X. Liu , B. Conn , S. Bhattacharya , and R. Patti , \" Interconnect design and analysis for through silicon interposers (TSIs),\" in Proceedings of the 2011 IEEE International 3D Systems Integration Conference (3DIC) , Jan\/Feb 2012 . J. R. Cubillo, R. Weerasekera, Z. Z. Oo, E.-X. Liu, B. Conn, S. Bhattacharya, and R. Patti, \"Interconnect design and analysis for through silicon interposers (TSIs),\" in Proceedings of the 2011 IEEE International 3D Systems Integration Conference (3DIC), Jan\/Feb 2012."},{"key":"e_1_3_2_1_12_1","doi-asserted-by":"publisher","DOI":"10.1109\/SC.2010.50"},{"key":"e_1_3_2_1_13_1","volume-title":"High bandwidth memory interface","author":"Gillingham P.","year":"2003","unstructured":"P. Gillingham and B. Millar , \" High bandwidth memory interface ,\" Jan. 21 2003 , US Patent 6,510,503. P. Gillingham and B. Millar, \"High bandwidth memory interface,\" Jan. 21 2003, US Patent 6,510,503."},{"key":"e_1_3_2_1_14_1","volume-title":"Using MPI-2: Advanced features of the message-passing interface","author":"Gropp W.","year":"1999","unstructured":"W. Gropp , E. Lusk , and R. Thakur , Using MPI-2: Advanced features of the message-passing interface . MIT press , 1999 . W. Gropp, E. Lusk, and R. Thakur, Using MPI-2: Advanced features of the message-passing interface. MIT press, 1999."},{"key":"e_1_3_2_1_15_1","volume-title":"Computer architecture: a quantitative approach","author":"Hennessy J. L.","year":"2012","unstructured":"J. L. Hennessy and D. A. Patterson , Computer architecture: a quantitative approach . Elsevier , 2012 . J. L. Hennessy and D. A. Patterson, Computer architecture: a quantitative approach. Elsevier, 2012."},{"key":"e_1_3_2_1_16_1","doi-asserted-by":"publisher","DOI":"10.1145\/1241601.1241618"},{"key":"e_1_3_2_1_17_1","doi-asserted-by":"publisher","DOI":"10.1145\/2628071.2628089"},{"key":"e_1_3_2_1_18_1","volume-title":"September","year":"2014","unstructured":"Intel , Intel\u00ae 64 and IA-32 Architectures Software Developer's Manual , September 2014 . Intel, Intel\u00ae 64 and IA-32 Architectures Software Developer's Manual, September 2014."},{"key":"e_1_3_2_1_19_1","volume-title":"Proceedings of the IEEE International Electron Devices Meeting (IEDM)","author":"Iyer S. S.","year":"2012","unstructured":"S. S. Iyer , \"The Evolution of Dense Embedded Memory in High Performance Logic Technologies,\" in Proceedings of the IEEE International Electron Devices Meeting (IEDM) , Dec 2012 . S. S. Iyer, \"The Evolution of Dense Embedded Memory in High Performance Logic Technologies,\" in Proceedings of the IEEE International Electron Devices Meeting (IEDM), Dec 2012."},{"key":"e_1_3_2_1_20_1","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.2014.51"},{"key":"e_1_3_2_1_21_1","doi-asserted-by":"publisher","DOI":"10.1145\/2485922.2485957"},{"key":"e_1_3_2_1_22_1","volume-title":"Jan","author":"Jiang X.","year":"2010","unstructured":"X. Jiang , N. Madan , L. Zhao , M. Upton , R. Iyer , S. Makineni , D. Newell , D. Solihin , and R. Balasubramonian , \" CHOP: Adaptive filter-based DRAM caching for CMP server platforms,\" in Proceedings of the 16th International Symposium on High Performance Computer Architecture (HPCA) , Jan 2010 . X. Jiang, N. Madan, L. Zhao, M. Upton, R. Iyer, S. Makineni, D. Newell, D. Solihin, and R. Balasubramonian, \"CHOP: Adaptive filter-based DRAM caching for CMP server platforms,\" in Proceedings of the 16th International Symposium on High Performance Computer Architecture (HPCA), Jan 2010."},{"key":"e_1_3_2_1_23_1","doi-asserted-by":"publisher","DOI":"10.1145\/378993.379007"},{"key":"e_1_3_2_1_24_1","volume-title":"Feb","author":"Lee D. U.","year":"2014","unstructured":"D. U. Lee , K. W. Kim , K. W. Kim , H. Kim , J. Y. Kim , Y. J. Park , J. H. Kim , D. S. Kim , H. B. Park , J. W. Shin et al., \"25.2 A 1.2 V 8Gb 8-channel 128GB\/s high-bandwidth memory (HBM) stacked DRAM with effective microbump I\/O test methods using 29nm process and TSV,\" in Proceedings of 2014 IEEE International Solid-State Circuits Conference Digest of Technical Papers (ISSCC) , Feb 2014 . D. U. Lee, K. W. Kim, K. W. Kim, H. Kim, J. Y. Kim, Y. J. Park, J. H. Kim, D. S. Kim, H. B. Park, J. W. Shin et al., \"25.2 A 1.2 V 8Gb 8-channel 128GB\/s high-bandwidth memory (HBM) stacked DRAM with effective microbump I\/O test methods using 29nm process and TSV,\" in Proceedings of 2014 IEEE International Solid-State Circuits Conference Digest of Technical Papers (ISSCC), Feb 2014."},{"key":"e_1_3_2_1_25_1","doi-asserted-by":"publisher","DOI":"10.1145\/1669112.1669172"},{"key":"e_1_3_2_1_26_1","doi-asserted-by":"publisher","DOI":"10.1145\/1669112.1669139"},{"key":"e_1_3_2_1_27_1","doi-asserted-by":"publisher","DOI":"10.1145\/2155620.2155673"},{"key":"e_1_3_2_1_28_1","doi-asserted-by":"crossref","unstructured":"J. T. Pawlowski \"Hybrid Memory Cube \" in Hot Chips Aug 2011.  J. T. Pawlowski \"Hybrid Memory Cube \" in Hot Chips Aug 2011.","DOI":"10.1109\/HOTCHIPS.2011.7477494"},{"key":"e_1_3_2_1_29_1","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.2012.30"},{"key":"e_1_3_2_1_30_1","doi-asserted-by":"publisher","DOI":"10.1145\/1995896.1995911"},{"key":"e_1_3_2_1_31_1","volume-title":"Dec","author":"Salzberg S. L.","year":"2011","unstructured":"S. L. Salzberg , A. M. Phillippy , A. Zimin , D. Puiu , T. Magoc , S. Koren , T. J. Treangen , M. C. Schatz , A. L. Delcher , M. Roberts , G. Marais , M. Pop , and J. A. Yorke , \" GAGE: A critical evaluation of genome assemblies and assembly algorithms,\" Genome Research , Dec 2011 . S. L. Salzberg, A. M. Phillippy, A. Zimin, D. Puiu, T. Magoc, S. Koren, T. J. Treangen, M. C. Schatz, A. L. Delcher, M. Roberts, G. Marais, M. Pop, and J. A. Yorke, \"GAGE: A critical evaluation of genome assemblies and assembly algorithms,\" Genome Research, Dec 2011."},{"key":"e_1_3_2_1_32_1","doi-asserted-by":"publisher","DOI":"10.1145\/605397.605403"},{"key":"e_1_3_2_1_33_1","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.2012.31"},{"key":"e_1_3_2_1_34_1","doi-asserted-by":"publisher","DOI":"10.1109\/SC.2014.91"},{"key":"e_1_3_2_1_35_1","volume-title":"Feb","author":"Wang Z.","year":"2014","unstructured":"Z. Wang , D. A. Jim\u00e9nez , C. Xu , G. Sun , and Y. Xie , \" Adaptive placement and migration policy for an STT-RAM-based hybrid cache,\" in Proceedings of the 20th International Symposium on High Performance Computer Architecture (HPCA) , Feb 2014 . Z. Wang, D. A. Jim\u00e9nez, C. Xu, G. Sun, and Y. Xie, \"Adaptive placement and migration policy for an STT-RAM-based hybrid cache,\" in Proceedings of the 20th International Symposium on High Performance Computer Architecture (HPCA), Feb 2014."},{"key":"e_1_3_2_1_36_1","volume-title":"Jan","author":"Woo D. H.","year":"2010","unstructured":"D. H. Woo , N. H. Seong , D. L. Lewis , and H.-H. Lee , \"An optimized 3d-stacked memory architecture by exploiting excessive , high-density TSV bandwidth,\" in Proceedings of the 16th International Symposium on High Performance Computer Architecture (HPCA) , Jan 2010 . D. H. Woo, N. H. Seong, D. L. Lewis, and H.-H. Lee, \"An optimized 3d-stacked memory architecture by exploiting excessive, high-density TSV bandwidth,\" in Proceedings of the 16th International Symposium on High Performance Computer Architecture (HPCA), Jan 2010."},{"key":"e_1_3_2_1_37_1","doi-asserted-by":"publisher","DOI":"10.1145\/216585.216588"},{"key":"e_1_3_2_1_38_1","volume-title":"Oct","author":"Zhao L.","year":"2007","unstructured":"L. Zhao , R. Iyer , R. Illikkal , and D. Newell , \" Exploring DRAM cache architectures for CMP server platforms,\" in Proceedings of the 25th International Conference on Computer Design (ICCD) , Oct 2007 . L. Zhao, R. Iyer, R. Illikkal, and D. Newell, \"Exploring DRAM cache architectures for CMP server platforms,\" in Proceedings of the 25th International Conference on Computer Design (ICCD), Oct 2007."}],"event":{"name":"ISCA '15: The 42nd Annual International Symposium on Computer Architecture","location":"Portland Oregon","acronym":"ISCA '15","sponsor":["IEEE TCCA IEEE Computer Society Technical Committee on Computer Architecture","SIGARCH ACM Special Interest Group on Computer Architecture"]},"container-title":["Proceedings of the 42nd Annual International Symposium on Computer Architecture"],"original-title":[],"link":[{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/2749469.2750383","content-type":"unspecified","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/dl.acm.org\/doi\/pdf\/10.1145\/2749469.2750383","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,6,18]],"date-time":"2025-06-18T03:00:40Z","timestamp":1750215640000},"score":1,"resource":{"primary":{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/2749469.2750383"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2015,6,13]]},"references-count":38,"alternative-id":["10.1145\/2749469.2750383","10.1145\/2749469"],"URL":"https:\/\/doi.org\/10.1145\/2749469.2750383","relation":{"is-identical-to":[{"id-type":"doi","id":"10.1145\/2872887.2750383","asserted-by":"object"}]},"subject":[],"published":{"date-parts":[[2015,6,13]]},"assertion":[{"value":"2015-06-13","order":2,"name":"published","label":"Published","group":{"name":"publication_history","label":"Publication History"}}]}}