{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,3,12]],"date-time":"2026-03-12T15:40:20Z","timestamp":1773330020250,"version":"3.50.1"},"publisher-location":"New York, NY, USA","reference-count":29,"publisher":"ACM","license":[{"start":{"date-parts":[[2015,6,13]],"date-time":"2015-06-13T00:00:00Z","timestamp":1434153600000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/www.acm.org\/publications\/policies\/copyright_policy#Background"}],"funder":[{"DOI":"10.13039\/100000185","name":"Defense Advanced Research Projects Agency","doi-asserted-by":"publisher","id":[{"id":"10.13039\/100000185","id-type":"DOI","asserted-by":"publisher"}]},{"DOI":"10.13039\/100000028","name":"Semiconductor Research Corporation","doi-asserted-by":"publisher","id":[{"id":"10.13039\/100000028","id-type":"DOI","asserted-by":"publisher"}]}],"content-domain":{"domain":["dl.acm.org"],"crossmark-restriction":true},"short-container-title":[],"published-print":{"date-parts":[[2015,6,13]]},"DOI":"10.1145\/2749469.2750387","type":"proceedings-article","created":{"date-parts":[[2015,5,26]],"date-time":"2015-05-26T10:36:25Z","timestamp":1432636585000},"page":"198-210","update-policy":"https:\/\/doi.org\/10.1145\/crossmark-policy","source":"Crossref","is-referenced-by-count":63,"title":["BEAR"],"prefix":"10.1145","author":[{"given":"Chiachen","family":"Chou","sequence":"first","affiliation":[{"name":"Georgia Institute of Technology"}]},{"given":"Aamer","family":"Jaleel","sequence":"additional","affiliation":[{"name":"NVIDIA"}]},{"given":"Moinuddin K.","family":"Qureshi","sequence":"additional","affiliation":[{"name":"Georgia Institute of Technology"}]}],"member":"320","published-online":{"date-parts":[[2015,6,13]]},"reference":[{"key":"e_1_3_2_1_1_1","unstructured":"HMC Specification 1.0 2013. {Online}. Available: http:\/\/www.hybridmemorycube.org HMC Specification 1.0 2013. {Online}. Available: http:\/\/www.hybridmemorycube.org"},{"key":"e_1_3_2_1_2_1","volume-title":"JEDEC","author":"JEDEC","year":"2013","unstructured":"JEDEC , High Bandwidth Memory (HBM) DRAM (JESD235) , JEDEC , 2013 . JEDEC, High Bandwidth Memory (HBM) DRAM (JESD235), JEDEC, 2013."},{"key":"e_1_3_2_1_3_1","unstructured":"Micron HMC Gen2 Micron 2013.  Micron HMC Gen2 Micron 2013."},{"key":"e_1_3_2_1_4_1","first-page":"2010","volume":"02","unstructured":"1Gb_DDR3_SDRAM.pdf - Rev. I 02\/10 EN, Micron, 2010 . 1Gb_DDR3_SDRAM.pdf - Rev. I 02\/10 EN, Micron, 2010.","journal-title":"Rev. I"},{"key":"e_1_3_2_1_5_1","unstructured":"DDR4 SPEC (JESD79-4) JEDEC 2013. DDR4 SPEC (JESD79-4) JEDEC 2013."},{"key":"e_1_3_2_1_6_1","doi-asserted-by":"publisher","DOI":"10.1145\/2155620.2155673"},{"key":"e_1_3_2_1_7_1","volume-title":"Heterogeneous Architectures and Workloads","author":"Loh G. H.","year":"2012","unstructured":"G. H. Loh , N. Jayasena , J. Chung , S. K. Reinhardt , J. M. O'Connor , and K. McGrath , \" Challenges in heterogeneous die-stacked and off-chip memory systems,\" in 3rd Workshop on SoCs , Heterogeneous Architectures and Workloads , 2012 . G. H. Loh, N. Jayasena, J. Chung, S. K. Reinhardt, J. M. O'Connor, and K. McGrath, \"Challenges in heterogeneous die-stacked and off-chip memory systems,\" in 3rd Workshop on SoCs, Heterogeneous Architectures and Workloads, 2012."},{"key":"e_1_3_2_1_8_1","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.2012.31"},{"key":"e_1_3_2_1_9_1","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.2012.30"},{"key":"e_1_3_2_1_10_1","doi-asserted-by":"publisher","DOI":"10.1145\/2485922.2485957"},{"key":"e_1_3_2_1_11_1","doi-asserted-by":"publisher","DOI":"10.1145\/2628071.2628089"},{"key":"e_1_3_2_1_12_1","volume-title":"Analysis and Simulation of Computer and Telecommunication Systems","author":"Rothman J. B.","year":"2000","unstructured":"J. B. Rothman and A. J. Smith , \" Sector cache design and performance,\" in Proceedings of the 8th International Symposium on Modeling , Analysis and Simulation of Computer and Telecommunication Systems , 2000 . J. B. Rothman and A. J. Smith, \"Sector cache design and performance,\" in Proceedings of the 8th International Symposium on Modeling, Analysis and Simulation of Computer and Telecommunication Systems, 2000."},{"key":"e_1_3_2_1_13_1","doi-asserted-by":"publisher","DOI":"10.1145\/1250662.1250709"},{"key":"e_1_3_2_1_14_1","doi-asserted-by":"publisher","DOI":"10.1145\/1815961.1815971"},{"key":"e_1_3_2_1_15_1","volume-title":"USIMM","author":"Chatterjee N.","year":"2012","unstructured":"N. Chatterjee , R. Balasubramonian , M. Shevgoor , S. H. Pugsley , A. N. Udipi , A. Shafiee , K. Sudan , and M. Awasthi , USIMM , University of Utah , 2012 . N. Chatterjee, R. Balasubramonian, M. Shevgoor, S. H. Pugsley, A. N. Udipi, A. Shafiee, K. Sudan, and M. Awasthi, USIMM, University of Utah, 2012."},{"key":"e_1_3_2_1_16_1","doi-asserted-by":"publisher","DOI":"10.1145\/781027.781076"},{"key":"e_1_3_2_1_17_1","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.2010.52"},{"key":"e_1_3_2_1_18_1","doi-asserted-by":"publisher","DOI":"10.1109\/TC.2007.70816"},{"key":"e_1_3_2_1_19_1","doi-asserted-by":"publisher","DOI":"10.1145\/379240.379259"},{"key":"e_1_3_2_1_20_1","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.2010.24"},{"key":"e_1_3_2_1_21_1","doi-asserted-by":"publisher","DOI":"10.1145\/2370816.2370868"},{"key":"e_1_3_2_1_22_1","unstructured":"AMD Phenom II. {Online}. Available: http:\/\/www.amd.com\/us\/products\/desktop\/processors\/phenom-ii AMD Phenom II . {Online}. Available: http:\/\/www.amd.com\/us\/products\/desktop\/processors\/phenom-ii"},{"key":"e_1_3_2_1_23_1","unstructured":"\"Intel core i7-3940xm processor specification.\" {Online}. Available: http:\/\/ark.intel.com\/products\/71096\/  \"Intel core i7-3940xm processor specification.\" {Online}. Available: http:\/\/ark.intel.com\/products\/71096\/"},{"key":"e_1_3_2_1_24_1","doi-asserted-by":"publisher","DOI":"10.1145\/2155620.2155671"},{"key":"e_1_3_2_1_25_1","doi-asserted-by":"publisher","DOI":"10.1145\/2540708.2540733"},{"key":"e_1_3_2_1_26_1","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.2006.49"},{"key":"e_1_3_2_1_27_1","volume-title":"A modified approach to data cache management,\" in Proceedings of the 28th Annual International Symposium on Microarchitecture","author":"Tyson G.","year":"1995","unstructured":"G. Tyson , M. Farrens , J. Matthews , and A. R. Pleszkun , \" A modified approach to data cache management,\" in Proceedings of the 28th Annual International Symposium on Microarchitecture , 1995 . G. Tyson, M. Farrens, J. Matthews, and A. R. Pleszkun, \"A modified approach to data cache management,\" in Proceedings of the 28th Annual International Symposium on Microarchitecture, 1995."},{"key":"e_1_3_2_1_28_1","volume-title":"2014 IEEE 20th International Symposium on.","author":"Khan S. M.","year":"2014","unstructured":"S. M. Khan , A. R. Alameldeen , C. Wilkerson , O. Mutlu , and D. A. Jim\u00e9nez , \" Improving cache performance using read-write partitioning,\" in High Performance Computer Architecture (HPCA) , 2014 IEEE 20th International Symposium on. , 2014 . S. M. Khan, A. R. Alameldeen, C. Wilkerson, O. Mutlu, and D. A. Jim\u00e9nez, \"Improving cache performance using read-write partitioning,\" in High Performance Computer Architecture (HPCA), 2014 IEEE 20th International Symposium on., 2014."},{"key":"e_1_3_2_1_29_1","doi-asserted-by":"publisher","DOI":"10.1109\/TC.2004.27"}],"event":{"name":"ISCA '15: The 42nd Annual International Symposium on Computer Architecture","location":"Portland Oregon","acronym":"ISCA '15","sponsor":["IEEE TCCA IEEE Computer Society Technical Committee on Computer Architecture","SIGARCH ACM Special Interest Group on Computer Architecture"]},"container-title":["Proceedings of the 42nd Annual International Symposium on Computer Architecture"],"original-title":[],"link":[{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/2749469.2750387","content-type":"unspecified","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/dl.acm.org\/doi\/pdf\/10.1145\/2749469.2750387","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,6,18]],"date-time":"2025-06-18T03:00:40Z","timestamp":1750215640000},"score":1,"resource":{"primary":{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/2749469.2750387"}},"subtitle":["techniques for mitigating bandwidth bloat in gigascale DRAM caches"],"short-title":[],"issued":{"date-parts":[[2015,6,13]]},"references-count":29,"alternative-id":["10.1145\/2749469.2750387","10.1145\/2749469"],"URL":"https:\/\/doi.org\/10.1145\/2749469.2750387","relation":{"is-identical-to":[{"id-type":"doi","id":"10.1145\/2872887.2750387","asserted-by":"object"}]},"subject":[],"published":{"date-parts":[[2015,6,13]]},"assertion":[{"value":"2015-06-13","order":2,"name":"published","label":"Published","group":{"name":"publication_history","label":"Publication History"}}]}}