{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,2,27]],"date-time":"2026-02-27T03:47:21Z","timestamp":1772164041523,"version":"3.50.1"},"publisher-location":"New York, NY, USA","reference-count":47,"publisher":"ACM","license":[{"start":{"date-parts":[[2015,6,13]],"date-time":"2015-06-13T00:00:00Z","timestamp":1434153600000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/www.acm.org\/publications\/policies\/copyright_policy#Background"}],"funder":[{"name":"Huawei Shannon Lab Project"},{"name":"Importation and Development of High-Caliber Talents Project of Beijing Municipal Institutions","award":["YETP0102"],"award-info":[{"award-number":["YETP0102"]}]},{"name":"National High-tech R\\&D Program of China","award":["2013AA013201"],"award-info":[{"award-number":["2013AA013201"]}]},{"DOI":"10.13039\/501100001809","name":"National Natural Science Foundation of China","doi-asserted-by":"publisher","award":["61202072, 61471015, 61373026"],"award-info":[{"award-number":["61202072, 61471015, 61373026"]}],"id":[{"id":"10.13039\/501100001809","id-type":"DOI","asserted-by":"publisher"}]}],"content-domain":{"domain":["dl.acm.org"],"crossmark-restriction":true},"short-container-title":[],"published-print":{"date-parts":[[2015,6,13]]},"DOI":"10.1145\/2749469.2750388","type":"proceedings-article","created":{"date-parts":[[2015,5,26]],"date-time":"2015-05-26T10:36:25Z","timestamp":1432636585000},"page":"694-706","update-policy":"https:\/\/doi.org\/10.1145\/crossmark-policy","source":"Crossref","is-referenced-by-count":57,"title":["Hi-fi playback"],"prefix":"10.1145","author":[{"given":"Chao","family":"Zhang","sequence":"first","affiliation":[{"name":"Peking University, Beijing, China"}]},{"given":"Guangyu","family":"Sun","sequence":"additional","affiliation":[{"name":"Peking University, Beijing, China and NUDT, Changsha, China"}]},{"given":"Xian","family":"Zhang","sequence":"additional","affiliation":[{"name":"Peking University, Beijing, China"}]},{"given":"Weiqi","family":"Zhang","sequence":"additional","affiliation":[{"name":"Peking University, Beijing, China"}]},{"given":"Weisheng","family":"Zhao","sequence":"additional","affiliation":[{"name":"Beihang University, China"}]},{"given":"Tao","family":"Wang","sequence":"additional","affiliation":[{"name":"Peking University, Beijing, China and NUDT, Changsha, China"}]},{"given":"Yun","family":"Liang","sequence":"additional","affiliation":[{"name":"Peking University, Beijing, China and NUDT, Changsha, China"}]},{"given":"Yongpan","family":"Liu","sequence":"additional","affiliation":[{"name":"Tsinghua UniversityChina"}]},{"given":"Yu","family":"Wang","sequence":"additional","affiliation":[{"name":"Tsinghua University, China"}]},{"given":"Jiwu","family":"Shu","sequence":"additional","affiliation":[{"name":"Tsinghua University, China"}]}],"member":"320","published-online":{"date-parts":[[2015,6,13]]},"reference":[{"key":"e_1_3_2_1_1_1","unstructured":"\"Amd eighth-generation processor architecture.\" ADVANCED MICRO DEVICES October 2001. {Online}. Available: http:\/\/intel80386.com\/amd\/k8_architecture.pdf  \"Amd eighth-generation processor architecture.\" ADVANCED MICRO DEVICES October 2001. {Online}. Available: http:\/\/intel80386.com\/amd\/k8_architecture.pdf"},{"key":"e_1_3_2_1_2_1","unstructured":"\"Ultrasparc iv processor architecture overview technical whitepaper.\" SUN microsystems February 2004. {Online}. Available: http:\/\/laser.cbs.cnrs.fr\/IMG\/pdf\/SUN-usiv-arch.pdf  \"Ultrasparc iv processor architecture overview technical whitepaper.\" SUN microsystems February 2004. {Online}. Available: http:\/\/laser.cbs.cnrs.fr\/IMG\/pdf\/SUN-usiv-arch.pdf"},{"key":"e_1_3_2_1_3_1","unstructured":"\"Intel pentium 4 processor on 90nm process datasheet.\" INTEL February 2005. {Online}. Available: http:\/\/download.intel.com\/design\/Pentium4\/datashts\/30056103.pdf  \"Intel pentium 4 processor on 90nm process datasheet.\" INTEL February 2005. {Online}. Available: http:\/\/download.intel.com\/design\/Pentium4\/datashts\/30056103.pdf"},{"key":"e_1_3_2_1_4_1","doi-asserted-by":"publisher","DOI":"10.1145\/2000064.2000118"},{"key":"e_1_3_2_1_6_1","doi-asserted-by":"publisher","DOI":"10.1145\/2024716.2024718"},{"key":"e_1_3_2_1_7_1","doi-asserted-by":"publisher","DOI":"10.1109\/MM.2002.997876"},{"key":"e_1_3_2_1_8_1","first-page":"07","volume-title":"IEEE 2002 Reliability Physics Tutorial Notes, Reliability Fundamentals","volume":"121","author":"Bossen D. C.","year":"2002","unstructured":"D. C. Bossen , \" CMOS Soft Errors and Server Design ,\" IEEE 2002 Reliability Physics Tutorial Notes, Reliability Fundamentals , vol. 121 , pp. 07 -- 01 , 2002 . D. C. Bossen, \"CMOS Soft Errors and Server Design,\" IEEE 2002 Reliability Physics Tutorial Notes, Reliability Fundamentals, vol. 121, pp. 07--1, 2002."},{"key":"e_1_3_2_1_9_1","doi-asserted-by":"publisher","DOI":"10.1038\/nphys1436"},{"key":"e_1_3_2_1_10_1","first-page":"49","volume-title":"ISCA '14","author":"Chen L.","year":"2014","unstructured":"L. Chen and Z. Zhang , \" Memguard: A low cost and energy efficient design to support and enhance memory system reliability,\" in Proceeding of the 41st Annual International Symposium on Computer Architecuture, ser . ISCA '14 . Piscataway, NJ, USA: IEEE Press , 2014 , pp. 49 -- 60 . {Online}. Available: http:\/\/dl.acm.org\/citation.cfm?id=2665671.2665683 L. Chen and Z. Zhang, \"Memguard: A low cost and energy efficient design to support and enhance memory system reliability,\" in Proceeding of the 41st Annual International Symposium on Computer Architecuture, ser. ISCA '14. Piscataway, NJ, USA: IEEE Press, 2014, pp. 49--60. {Online}. Available: http:\/\/dl.acm.org\/citation.cfm?id=2665671.2665683"},{"key":"e_1_3_2_1_11_1","doi-asserted-by":"publisher","DOI":"10.1145\/1815961.1816026"},{"key":"e_1_3_2_1_12_1","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2012.2185930"},{"key":"e_1_3_2_1_13_1","doi-asserted-by":"publisher","DOI":"10.1145\/2155620.2155667"},{"key":"e_1_3_2_1_14_1","volume-title":"dissertation","author":"Hayashi M.","year":"2006","unstructured":"M. Hayashi , \" Current driven dynamics of magnetic domain walls in permalloy nanowires,\" Ph. D. dissertation , Stanford University , 2006 . M. Hayashi, \"Current driven dynamics of magnetic domain walls in permalloy nanowires,\" Ph.D. dissertation, Stanford University, 2006."},{"key":"e_1_3_2_1_15_1","doi-asserted-by":"publisher","DOI":"10.1145\/1815961.1816015"},{"key":"e_1_3_2_1_16_1","doi-asserted-by":"publisher","DOI":"10.1145\/2593069.2593161"},{"key":"e_1_3_2_1_17_1","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.2012.13"},{"key":"e_1_3_2_1_18_1","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.2013.6522325"},{"key":"e_1_3_2_1_19_1","doi-asserted-by":"publisher","DOI":"10.1109\/40.755465"},{"key":"e_1_3_2_1_20_1","first-page":"1","volume-title":"IEDM 2008","author":"Lee H.","year":"2008","unstructured":"H. Lee , P. Chen , T. Y. Wu , Y. Chen , C. Wang , P. Tzeng , C. H. Lin , F. Chen , C. Lien , and M. J. Tsai , \" Low power and high speed bipolar switching with a thin reactive ti buffer layer in robust hfo2 based rram,\" in Electron Devices Meeting, 2008 . IEDM 2008 . IEEE International , Dec 2008 , pp. 1 -- 4 . H. Lee, P. Chen, T. Y. Wu, Y. Chen, C. Wang, P. Tzeng, C. H. Lin, F. Chen, C. Lien, and M. J. Tsai, \"Low power and high speed bipolar switching with a thin reactive ti buffer layer in robust hfo2 based rram,\" in Electron Devices Meeting, 2008. IEDM 2008. IEEE International, Dec 2008, pp. 1--4."},{"key":"e_1_3_2_1_21_1","doi-asserted-by":"publisher","DOI":"10.1145\/2000064.2000091"},{"key":"e_1_3_2_1_22_1","doi-asserted-by":"publisher","DOI":"10.1109\/MM.2003.1196114"},{"key":"e_1_3_2_1_23_1","doi-asserted-by":"publisher","DOI":"10.1038\/nmat3020"},{"key":"e_1_3_2_1_24_1","doi-asserted-by":"publisher","DOI":"10.1145\/2000064.2000074"},{"key":"e_1_3_2_1_25_1","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.2005.37"},{"key":"e_1_3_2_1_26_1","doi-asserted-by":"publisher","DOI":"10.1126\/science.1145799"},{"key":"e_1_3_2_1_27_1","doi-asserted-by":"publisher","DOI":"10.1145\/2155620.2155658"},{"key":"e_1_3_2_1_28_1","first-page":"352","volume-title":"2010 IEEE International","author":"Raychowdhury A.","year":"2010","unstructured":"A. Raychowdhury , B. Geuskens , J. Kulkarni , J. Tschanz , K. Bowman , T. Karnik , S.-L. Lu , V. De , and M. Khellah , \" Pvt-and-aging adaptive wordline boosting for 8t sram power reduction,\" in Solid-State Circuits Conference Digest of Technical Papers (ISSCC) , 2010 IEEE International , Feb 2010 , pp. 352 -- 353 . A. Raychowdhury, B. Geuskens, J. Kulkarni, J. Tschanz, K. Bowman, T. Karnik, S.-L. Lu, V. De, and M. Khellah, \"Pvt-and-aging adaptive wordline boosting for 8t sram power reduction,\" in Solid-State Circuits Conference Digest of Technical Papers (ISSCC), 2010 IEEE International, Feb 2010, pp. 352--353."},{"key":"e_1_3_2_1_29_1","doi-asserted-by":"publisher","DOI":"10.1017\/CBO9780511803253"},{"key":"e_1_3_2_1_30_1","doi-asserted-by":"publisher","DOI":"10.1145\/1669112.1669129"},{"key":"e_1_3_2_1_31_1","doi-asserted-by":"publisher","DOI":"10.1145\/2540708.2540723"},{"key":"e_1_3_2_1_32_1","doi-asserted-by":"publisher","DOI":"10.1145\/1815961.1815980"},{"key":"e_1_3_2_1_33_1","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.2010.46"},{"key":"e_1_3_2_1_34_1","doi-asserted-by":"publisher","DOI":"10.1145\/2485922.2485960"},{"key":"e_1_3_2_1_35_1","first-page":"200","volume-title":"2011 IEEE International","author":"Sheu S.-S.","year":"2011","unstructured":"S.-S. Sheu , M.-F. Chang , K.-F. Lin , C.-W. Wu , Y.-S. Chen , P.-F. Chiu , C.-C. Kuo , Y.-S. Yang , P.-C. Chiang , W.-P. Lin , C.-H. Lin , H.-Y. Lee , P.-Y. Gu , S.-M. Wang , F. Chen , K.-L. Su , C.-H. Lien , K.-H. Cheng , H.-T. Wu , T.-K. Ku , M.-J. Kao , and M.-J. Tsai , \" A 4mb embedded slc resistive-ram macro with 7.2ns read-write random-access time and 160ns mlc-access capability,\" in Solid-State Circuits Conference Digest of Technical Papers (ISSCC) , 2011 IEEE International , Feb 2011 , pp. 200 -- 202 . S.-S. Sheu, M.-F. Chang, K.-F. Lin, C.-W. Wu, Y.-S. Chen, P.-F. Chiu, C.-C. Kuo, Y.-S. Yang, P.-C. Chiang, W.-P. Lin, C.-H. Lin, H.-Y. Lee, P.-Y. Gu, S.-M. Wang, F. Chen, K.-L. Su, C.-H. Lien, K.-H. Cheng, H.-T. Wu, T.-K. Ku, M.-J. Kao, and M.-J. Tsai, \"A 4mb embedded slc resistive-ram macro with 7.2ns read-write random-access time and 160ns mlc-access capability,\" in Solid-State Circuits Conference Digest of Technical Papers (ISSCC), 2011 IEEE International, Feb 2011, pp. 200--202."},{"key":"e_1_3_2_1_36_1","doi-asserted-by":"publisher","DOI":"10.1145\/2485922.2485958"},{"key":"e_1_3_2_1_37_1","first-page":"50","volume-title":"2011 IEEE 17th International Symposium on","author":"Smullen C.","year":"2011","unstructured":"C. Smullen , V. Mohan , A. Nigam , S. Gurumurthi , and M. Stan , \" Relaxing non-volatility for fast and energy-efficient stt-ram caches,\" in High Performance Computer Architecture (HPCA) , 2011 IEEE 17th International Symposium on , Feb 2011 , pp. 50 -- 61 . C. Smullen, V. Mohan, A. Nigam, S. Gurumurthi, and M. Stan, \"Relaxing non-volatility for fast and energy-efficient stt-ram caches,\" in High Performance Computer Architecture (HPCA), 2011 IEEE 17th International Symposium on, Feb 2011, pp. 50--61."},{"key":"e_1_3_2_1_38_1","first-page":"1507","volume-title":"Automation Test in Europe Conference Exhibition (DATE), 2012","author":"Sun G.","year":"2012","unstructured":"G. Sun , C. Xu , and Y. Xie , \" Modeling and design exploration of fbdram as on-chip memory,\" in Design , Automation Test in Europe Conference Exhibition (DATE), 2012 , March 2012 , pp. 1507 -- 1512 . G. Sun, C. Xu, and Y. Xie, \"Modeling and design exploration of fbdram as on-chip memory,\" in Design, Automation Test in Europe Conference Exhibition (DATE), 2012, March 2012, pp. 1507--1512."},{"key":"e_1_3_2_1_39_1","doi-asserted-by":"publisher","DOI":"10.1145\/2463209.2488799"},{"key":"e_1_3_2_1_40_1","volume-title":"Floating-body dynamic random access memory with purge line","author":"Tang S.","year":"2006","unstructured":"S. Tang , A. Keshavarzi , D. Somasekhar , F. Paillet , M. Khellah , Y. Ye , S. Lu , and V. De , \" Floating-body dynamic random access memory with purge line ,\" May 11 2006 , uS Patent App . 11\/289,621. {Online}. Available: http:\/\/www.google.com\/patents\/US20060098482 S. Tang, A. Keshavarzi, D. Somasekhar, F. Paillet, M. Khellah, Y. Ye, S. Lu, and V. De, \"Floating-body dynamic random access memory with purge line,\" May 11 2006, uS Patent App. 11\/289,621. {Online}. Available: http:\/\/www.google.com\/patents\/US20060098482"},{"key":"e_1_3_2_1_41_1","first-page":"285","volume-title":"ISCA '12","author":"Udipi A. N.","year":"2012","unstructured":"A. N. Udipi , N. Muralimanohar , R. Balsubramonian , A. Davis , and N. P. Jouppi , \" Lot-ecc: Localized and tiered reliability mechanisms for commodity memory systems,\" in Proceedings of the 39th Annual International Symposium on Computer Architecture, ser . ISCA '12 . Washington, DC, USA: IEEE Computer Society , 2012 , pp. 285 -- 296 . {Online}. Available: http:\/\/dl.acm.org\/citation.cfm?id=2337159.2337192 A. N. Udipi, N. Muralimanohar, R. Balsubramonian, A. Davis, and N. P. Jouppi, \"Lot-ecc: Localized and tiered reliability mechanisms for commodity memory systems,\" in Proceedings of the 39th Annual International Symposium on Computer Architecture, ser. ISCA '12. Washington, DC, USA: IEEE Computer Society, 2012, pp. 285--296. {Online}. Available: http:\/\/dl.acm.org\/citation.cfm?id=2337159.2337192"},{"key":"e_1_3_2_1_42_1","first-page":"37","volume-title":"ISCA '14","author":"Upasani G.","year":"2014","unstructured":"G. Upasani , X. Vera , and A. Gonz\u00e1lez , \" Avoiding core's due & sdc via acoustic wave detectors and tailored error containment and recovery,\" in Proceeding of the 41st Annual International Symposium on Computer Architecuture, ser . ISCA '14 . Piscataway, NJ, USA: IEEE Press , 2014 , pp. 37 -- 48 . {Online}. Available: http:\/\/dl.acm.org\/citation.cfm?id=2665671.2665682 G. Upasani, X. Vera, and A. Gonz\u00e1lez, \"Avoiding core's due & sdc via acoustic wave detectors and tailored error containment and recovery,\" in Proceeding of the 41st Annual International Symposium on Computer Architecuture, ser. ISCA '14. Piscataway, NJ, USA: IEEE Press, 2014, pp. 37--48. {Online}. Available: http:\/\/dl.acm.org\/citation.cfm?id=2665671.2665682"},{"key":"e_1_3_2_1_43_1","first-page":"253","volume-title":"2014 ACM\/IEEE 41st International Symposium on","author":"Venkatesan R.","year":"2014","unstructured":"R. Venkatesan , S. Ramasubramanian , S. Venkataramani , K. Roy , and A. Raghunathan , \" Stag: Spintronic-tape architecture for gpgpu cache hierarchies,\" in Computer Architecture (ISCA) , 2014 ACM\/IEEE 41st International Symposium on , June 2014 , pp. 253 -- 264 . R. Venkatesan, S. Ramasubramanian, S. Venkataramani, K. Roy, and A. Raghunathan, \"Stag: Spintronic-tape architecture for gpgpu cache hierarchies,\" in Computer Architecture (ISCA), 2014 ACM\/IEEE 41st International Symposium on, June 2014, pp. 253--264."},{"key":"e_1_3_2_1_44_1","doi-asserted-by":"publisher","DOI":"10.1145\/2333660.2333707"},{"key":"e_1_3_2_1_45_1","first-page":"13","volume-title":"2014 IEEE 20th International Symposium on","author":"Wang Z.","year":"2014","unstructured":"Z. Wang , D. Jimenez , C. Xu , G. Sun , and Y. Xie , \" Adaptive placement and migration policy for an stt-ram-based hybrid cache,\" in High Performance Computer Architecture (HPCA) , 2014 IEEE 20th International Symposium on , Feb 2014 , pp. 13 -- 24 . Z. Wang, D. Jimenez, C. Xu, G. Sun, and Y. Xie, \"Adaptive placement and migration policy for an stt-ram-based hybrid cache,\" in High Performance Computer Architecture (HPCA), 2014 IEEE 20th International Symposium on, Feb 2014, pp. 13--24."},{"key":"e_1_3_2_1_46_1","first-page":"100","volume-title":"2015 20th Asia and South Pacific. IEEE","author":"Zhang C.","year":"2015","unstructured":"C. Zhang , G. Sun , W. Zhang , F. Mi , H. Li , and W. Zhao , \" Quantitative modeling of racetrack memory, a tradeoff among area, performance, and power,\" in Design Automation Conference (ASP-DAC) , 2015 20th Asia and South Pacific. IEEE , 2015 , pp. 100 -- 105 . C. Zhang, G. Sun, W. Zhang, F. Mi, H. Li, and W. Zhao, \"Quantitative modeling of racetrack memory, a tradeoff among area, performance, and power,\" in Design Automation Conference (ASP-DAC), 2015 20th Asia and South Pacific. IEEE, 2015, pp. 100--105."},{"key":"e_1_3_2_1_47_1","doi-asserted-by":"publisher","DOI":"10.1063\/1.4716460"},{"key":"e_1_3_2_1_48_1","doi-asserted-by":"publisher","DOI":"10.1109\/eScience.2012.6404482"}],"event":{"name":"ISCA '15: The 42nd Annual International Symposium on Computer Architecture","location":"Portland Oregon","acronym":"ISCA '15","sponsor":["IEEE TCCA IEEE Computer Society Technical Committee on Computer Architecture","SIGARCH ACM Special Interest Group on Computer Architecture"]},"container-title":["Proceedings of the 42nd Annual International Symposium on Computer Architecture"],"original-title":[],"link":[{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/2749469.2750388","content-type":"unspecified","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/dl.acm.org\/doi\/pdf\/10.1145\/2749469.2750388","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,6,18]],"date-time":"2025-06-18T03:00:40Z","timestamp":1750215640000},"score":1,"resource":{"primary":{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/2749469.2750388"}},"subtitle":["tolerating position errors in shift operations of racetrack memory"],"short-title":[],"issued":{"date-parts":[[2015,6,13]]},"references-count":47,"alternative-id":["10.1145\/2749469.2750388","10.1145\/2749469"],"URL":"https:\/\/doi.org\/10.1145\/2749469.2750388","relation":{"is-identical-to":[{"id-type":"doi","id":"10.1145\/2872887.2750388","asserted-by":"object"}]},"subject":[],"published":{"date-parts":[[2015,6,13]]},"assertion":[{"value":"2015-06-13","order":2,"name":"published","label":"Published","group":{"name":"publication_history","label":"Publication History"}}]}}