{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,2,27]],"date-time":"2026-02-27T03:47:48Z","timestamp":1772164068194,"version":"3.50.1"},"publisher-location":"New York, NY, USA","reference-count":39,"publisher":"ACM","license":[{"start":{"date-parts":[[2015,6,13]],"date-time":"2015-06-13T00:00:00Z","timestamp":1434153600000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/www.acm.org\/publications\/policies\/copyright_policy#Background"}],"funder":[{"name":"National Security Agency","award":["H9823012C0303"],"award-info":[{"award-number":["H9823012C0303"]}]}],"content-domain":{"domain":["dl.acm.org"],"crossmark-restriction":true},"short-container-title":[],"published-print":{"date-parts":[[2015,6,13]]},"DOI":"10.1145\/2749469.2750398","type":"proceedings-article","created":{"date-parts":[[2015,5,26]],"date-time":"2015-05-26T10:36:25Z","timestamp":1432636585000},"page":"349-361","update-policy":"https:\/\/doi.org\/10.1145\/crossmark-policy","source":"Crossref","is-referenced-by-count":17,"title":["SLIP"],"prefix":"10.1145","author":[{"given":"Subhasis","family":"Das","sequence":"first","affiliation":[{"name":"Stanford University"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Tor M.","family":"Aamodt","sequence":"additional","affiliation":[{"name":"University of British Columbia"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"William J.","family":"Dally","sequence":"additional","affiliation":[{"name":"Stanford University and NVIDIA"}],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"320","published-online":{"date-parts":[[2015,6,13]]},"reference":[{"key":"e_1_3_2_1_1_1","volume-title":"Available: http:\/\/www.intel.com\/content\/dam\/www\/public\/us\/en\/documents\/manuals\/64-ia-32-architectures-software-developer-manual-325462.pdf","author":"Intel\u00ae","unstructured":"\" Intel\u00ae 64 and IA-32 architectures software developer's manual,\" pp. 4--28, 2014. {Online}. Available: http:\/\/www.intel.com\/content\/dam\/www\/public\/us\/en\/documents\/manuals\/64-ia-32-architectures-software-developer-manual-325462.pdf \"Intel\u00ae 64 and IA-32 architectures software developer's manual,\" pp. 4--28, 2014. {Online}. Available: http:\/\/www.intel.com\/content\/dam\/www\/public\/us\/en\/documents\/manuals\/64-ia-32-architectures-software-developer-manual-325462.pdf"},{"key":"e_1_3_2_1_2_1","unstructured":"\"SPEC CPU\u2122 2006 \" 2014. {Online}. Available: http:\/\/www.spec.org\/cpu2006\/  \"SPEC CPU\u2122 2006 \" 2014. {Online}. Available: http:\/\/www.spec.org\/cpu2006\/"},{"key":"e_1_3_2_1_3_1","doi-asserted-by":"publisher","DOI":"10.1504\/IJHPSA.2010.034542"},{"key":"e_1_3_2_1_4_1","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.2006.10"},{"key":"e_1_3_2_1_5_1","first-page":"213","volume-title":"IEEE Press","author":"Beckmann N.","year":"2013","unstructured":"N. Beckmann and D. Sanchez , \" Jigsaw: Scalable software-defined caches,\" in Proceedings of the 22nd International Conference on Parallel Architectures and Compilation Techniques . IEEE Press , 2013 , p. 213 -- 224 . Available : http:\/\/dl.acm.org\/citation.cfm?id=2523721.2523752 N. Beckmann and D. Sanchez, \"Jigsaw: Scalable software-defined caches,\" in Proceedings of the 22nd International Conference on Parallel Architectures and Compilation Techniques. IEEE Press, 2013, p. 213--224. Available: http:\/\/dl.acm.org\/citation.cfm?id=2523721.2523752"},{"key":"e_1_3_2_1_6_1","first-page":"20","volume-title":"2004 IEEE International Symposium on - ISPASS","author":"Berg E.","year":"2004","unstructured":"E. Berg and E. Hagersten , \" StatCache: a probabilistic approach to efficient and accurate data locality analysis,\" in Performance Analysis of Systems and Software , 2004 IEEE International Symposium on - ISPASS , 2004 , pp. 20 -- 27 . E. Berg and E. Hagersten, \"StatCache: a probabilistic approach to efficient and accurate data locality analysis,\" in Performance Analysis of Systems and Software, 2004 IEEE International Symposium on - ISPASS, 2004, pp. 20--27."},{"key":"e_1_3_2_1_7_1","volume-title":"Predictive technology model","author":"Cao Y.","year":"2002","unstructured":"Y. Cao , T. Sato , D. Sylvester , M. Orshansky , and C. Hu , \" Predictive technology model ,\" 2002 . Available: http:\/\/ptm.asu.edu Y. Cao, T. Sato, D. Sylvester, M. Orshansky, and C. Hu, \"Predictive technology model,\" 2002. Available: http:\/\/ptm.asu.edu"},{"key":"e_1_3_2_1_8_1","doi-asserted-by":"publisher","DOI":"10.1109\/ISCA.2006.17"},{"key":"e_1_3_2_1_9_1","first-page":"227","volume-title":"Feb. 2009","author":"Chaudhuri M.","unstructured":"M. Chaudhuri , \"PageNUCA : Selected policies for page-grain locality management in large shared chip-multiprocessor caches,\" in IEEE 15th International Symposium on High Performance Computer Architecture, 2009 ., Feb. 2009 , pp. 227 -- 238 . M. Chaudhuri, \"PageNUCA: Selected policies for page-grain locality management in large shared chip-multiprocessor caches,\" in IEEE 15th International Symposium on High Performance Computer Architecture, 2009., Feb. 2009, pp. 227--238."},{"key":"e_1_3_2_1_10_1","doi-asserted-by":"publisher","DOI":"10.1145\/1669112.1669164"},{"key":"e_1_3_2_1_11_1","volume-title":"Distance associativity for high-performance energy-efficient non-uniform cache architectures,\" in Proceedings of the 36th Annual IEEE\/ACM International Symposium on Microarchitecture","author":"Chishti Z.","year":"2003","unstructured":"Z. Chishti , M. D. Powell , and T. N. Vijaykumar , \" Distance associativity for high-performance energy-efficient non-uniform cache architectures,\" in Proceedings of the 36th Annual IEEE\/ACM International Symposium on Microarchitecture , 2003 , p. 55--66. Available: http:\/\/ieeexplore.ieee.org\/xpls\/abs_all.jsp?arnumber=1253183 Z. Chishti, M. D. Powell, and T. N. Vijaykumar, \"Distance associativity for high-performance energy-efficient non-uniform cache architectures,\" in Proceedings of the 36th Annual IEEE\/ACM International Symposium on Microarchitecture, 2003, p. 55--66. Available: http:\/\/ieeexplore.ieee.org\/xpls\/abs_all.jsp?arnumber=1253183"},{"key":"e_1_3_2_1_12_1","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.2006.31"},{"key":"e_1_3_2_1_13_1","doi-asserted-by":"publisher","DOI":"10.1145\/2019608.2019613"},{"key":"e_1_3_2_1_14_1","doi-asserted-by":"publisher","DOI":"10.1145\/2000064.2000075"},{"key":"e_1_3_2_1_15_1","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2011.2158249"},{"key":"e_1_3_2_1_16_1","doi-asserted-by":"publisher","DOI":"10.1109\/IPDPS.2013.16"},{"key":"e_1_3_2_1_17_1","doi-asserted-by":"publisher","DOI":"10.1145\/1555754.1555779"},{"key":"e_1_3_2_1_18_1","doi-asserted-by":"publisher","DOI":"10.1145\/1815961.1816018"},{"key":"e_1_3_2_1_19_1","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2013.2258815"},{"key":"e_1_3_2_1_20_1","doi-asserted-by":"publisher","DOI":"10.1109\/TPDS.2007.1091"},{"key":"e_1_3_2_1_21_1","volume-title":"http:\/\/www.glue. umd. edu\/ajaleel\/workload","author":"Jaleel A.","year":"2010","unstructured":"A. Jaleel , \" Memory characterization of workloads using instrumentation-driven simulation,\" Web Copy : http:\/\/www.glue. umd. edu\/ajaleel\/workload , 2010 . Available: http:\/\/www.jaleels.org\/ajaleel\/workload\/SPECanalysis.pdf A. Jaleel, \"Memory characterization of workloads using instrumentation-driven simulation,\" Web Copy: http:\/\/www.glue. umd. edu\/ajaleel\/workload, 2010. Available: http:\/\/www.jaleels.org\/ajaleel\/workload\/SPECanalysis.pdf"},{"key":"e_1_3_2_1_22_1","doi-asserted-by":"publisher","DOI":"10.1145\/1816038.1815971"},{"key":"e_1_3_2_1_23_1","doi-asserted-by":"publisher","DOI":"10.1109\/PACT.2009.14"},{"key":"e_1_3_2_1_24_1","first-page":"1","volume-title":"Storage and Analysis.","author":"Kandemir M.","year":"2008","unstructured":"M. Kandemir , F. Li , M. Irwin , and S. W. Son , \" A novel migration-based NUCA design for chip multiprocessors,\" in International Conference for High Performance Computing, Networking , Storage and Analysis. , Nov. 2008 , pp. 1 -- 12 . M. Kandemir, F. Li, M. Irwin, and S. W. Son, \"A novel migration-based NUCA design for chip multiprocessors,\" in International Conference for High Performance Computing, Networking, Storage and Analysis., Nov. 2008, pp. 1--12."},{"key":"e_1_3_2_1_25_1","first-page":"245","volume-title":"ICCD 2007","author":"Keramidas G.","year":"2007","unstructured":"G. Keramidas , P. Petoumenos , and S. Kaxiras , \" Cache replacement based on reuse-distance prediction,\" in 25th International Conference on Computer Design, 2007 . ICCD 2007 , 2007 , pp. 245 -- 250 . G. Keramidas, P. Petoumenos, and S. Kaxiras, \"Cache replacement based on reuse-distance prediction,\" in 25th International Conference on Computer Design, 2007. ICCD 2007, 2007, pp. 245--250."},{"key":"e_1_3_2_1_26_1","doi-asserted-by":"publisher","DOI":"10.1145\/605432.605420"},{"key":"e_1_3_2_1_27_1","doi-asserted-by":"publisher","DOI":"10.1145\/2370816.2370862"},{"key":"e_1_3_2_1_28_1","doi-asserted-by":"publisher","DOI":"10.1145\/1669112.1669172"},{"key":"e_1_3_2_1_29_1","doi-asserted-by":"publisher","DOI":"10.1007\/s11227-012-0859-6"},{"key":"e_1_3_2_1_30_1","first-page":"243","volume-title":"NUcache: An efficient multicore cache organization based on next-use distance,\" in IEEE 17th International Symposium on High Performance Computer Architecture","author":"Manikantan R.","year":"2011","unstructured":"R. Manikantan , K. Rajan , and R. Govindarajan , \" NUcache: An efficient multicore cache organization based on next-use distance,\" in IEEE 17th International Symposium on High Performance Computer Architecture ., 2011 , pp. 243 -- 253 . Available: http:\/\/ieeexplore.ieee.org\/xpls\/abs_all.jsp?arnumber=5749733 R. Manikantan, K. Rajan, and R. Govindarajan, \"NUcache: An efficient multicore cache organization based on next-use distance,\" in IEEE 17th International Symposium on High Performance Computer Architecture., 2011, pp. 243--253. Available: http:\/\/ieeexplore.ieee.org\/xpls\/abs_all.jsp?arnumber=5749733"},{"key":"e_1_3_2_1_31_1","first-page":"1","volume-title":"Jan. 2010","author":"Merino J.","unstructured":"J. Merino , V. Puente , and J. Gregorio , \" ESP-NUCA: A low-cost adaptive non-uniform cache architecture,\" in 2010 IEEE 16th International Symposium on High Performance Computer Architecture , Jan. 2010 , pp. 1 -- 10 . J. Merino, V. Puente, and J. Gregorio, \"ESP-NUCA: A low-cost adaptive non-uniform cache architecture,\" in 2010 IEEE 16th International Symposium on High Performance Computer Architecture, Jan. 2010, pp. 1--10."},{"key":"e_1_3_2_1_32_1","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.2007.30"},{"key":"e_1_3_2_1_33_1","doi-asserted-by":"publisher","DOI":"10.1145\/2024724.2024954"},{"key":"e_1_3_2_1_34_1","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.2004.28"},{"key":"e_1_3_2_1_35_1","first-page":"232","volume-title":"2014 IEEE International","author":"Song T.","year":"2014","unstructured":"T. Song , W. Rim , J. Jung , G. Yang , J. Park , S. Park , K.-H. Baek , S. Baek , S.-K. Oh , J. Jung , S. Kim , G. Kim , J. Kim , Y. Lee , K. S. Kim , S.-P. Sim , J. S. Yoon , and K.-M. Choi , \"13. 2 a 14nm FinFET 128mb 6t SRAM with VMIN-enhancement techniques for low-power applications,\" in Solid-State Circuits Conference Digest of Technical Papers (ISSCC) , 2014 IEEE International , Feb. 2014 , pp. 232 -- 233 . T. Song, W. Rim, J. Jung, G. Yang, J. Park, S. Park, K.-H. Baek, S. Baek, S.-K. Oh, J. Jung, S. Kim, G. Kim, J. Kim, Y. Lee, K. S. Kim, S.-P. Sim, J. S. Yoon, and K.-M. Choi, \"13.2 a 14nm FinFET 128mb 6t SRAM with VMIN-enhancement techniques for low-power applications,\" in Solid-State Circuits Conference Digest of Technical Papers (ISSCC), 2014 IEEE International, Feb. 2014, pp. 232--233."},{"key":"e_1_3_2_1_36_1","doi-asserted-by":"publisher","DOI":"10.1145\/1006209.1006213"},{"key":"e_1_3_2_1_37_1","first-page":"59","volume-title":"IEEE","author":"Udipi A. N.","year":"2009","unstructured":"A. N. Udipi , N. Muralimanohar , and R. Balasubramonian , \" Non-uniform power access in large caches with low-swing wires,\" in International Conference on High Performance Computing . IEEE , 2009 , pp. 59 -- 68 . Available : http:\/\/ieeexplore.ieee.org\/xpls\/abs_all.jsp?arnumber=5433222 A. N. Udipi, N. Muralimanohar, and R. Balasubramonian, \"Non-uniform power access in large caches with low-swing wires,\" in International Conference on High Performance Computing. IEEE, 2009, pp. 59--68. Available: http:\/\/ieeexplore.ieee.org\/xpls\/abs_all.jsp?arnumber=5433222"},{"key":"e_1_3_2_1_38_1","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.2010.42"},{"key":"e_1_3_2_1_39_1","doi-asserted-by":"publisher","DOI":"10.1145\/2155620.2155671"}],"event":{"name":"ISCA '15: The 42nd Annual International Symposium on Computer Architecture","location":"Portland Oregon","acronym":"ISCA '15","sponsor":["IEEE TCCA IEEE Computer Society Technical Committee on Computer Architecture","SIGARCH ACM Special Interest Group on Computer Architecture"]},"container-title":["Proceedings of the 42nd Annual International Symposium on Computer Architecture"],"original-title":[],"link":[{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/2749469.2750398","content-type":"unspecified","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/dl.acm.org\/doi\/pdf\/10.1145\/2749469.2750398","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,6,18]],"date-time":"2025-06-18T03:00:40Z","timestamp":1750215640000},"score":1,"resource":{"primary":{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/2749469.2750398"}},"subtitle":["reducing wire energy in the memory hierarchy"],"short-title":[],"issued":{"date-parts":[[2015,6,13]]},"references-count":39,"alternative-id":["10.1145\/2749469.2750398","10.1145\/2749469"],"URL":"https:\/\/doi.org\/10.1145\/2749469.2750398","relation":{"is-identical-to":[{"id-type":"doi","id":"10.1145\/2872887.2750398","asserted-by":"object"}]},"subject":[],"published":{"date-parts":[[2015,6,13]]},"assertion":[{"value":"2015-06-13","order":2,"name":"published","label":"Published","group":{"name":"publication_history","label":"Publication History"}}]}}