{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,6,19]],"date-time":"2026-06-19T16:36:52Z","timestamp":1781887012016,"version":"3.54.5"},"publisher-location":"New York, NY, USA","reference-count":30,"publisher":"ACM","license":[{"start":{"date-parts":[[2016,6,13]],"date-time":"2016-06-13T00:00:00Z","timestamp":1465776000000},"content-version":"vor","delay-in-days":366,"URL":"http:\/\/www.acm.org\/publications\/policies\/copyright_policy#Background"}],"funder":[{"name":"Intel Corporate Research Council's University Research Office"},{"name":"United State Department of Energy"},{"name":"Sandia National Laboratories"},{"name":"United States Department of Defense"}],"content-domain":{"domain":["dl.acm.org"],"crossmark-restriction":true},"short-container-title":[],"published-print":{"date-parts":[[2015,6,13]]},"DOI":"10.1145\/2749469.2750408","type":"proceedings-article","created":{"date-parts":[[2015,5,26]],"date-time":"2015-05-26T10:36:25Z","timestamp":1432636585000},"page":"235-246","update-policy":"https:\/\/doi.org\/10.1145\/crossmark-policy","source":"Crossref","is-referenced-by-count":74,"title":["Flexible auto-refresh"],"prefix":"10.1145","author":[{"given":"Ishwar","family":"Bhati","sequence":"first","affiliation":[{"name":"Oracle Corporation"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Zeshan","family":"Chishti","sequence":"additional","affiliation":[{"name":"Intel Corporation"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Shih-Lien","family":"Lu","sequence":"additional","affiliation":[{"name":"Intel Corporation"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Bruce","family":"Jacob","sequence":"additional","affiliation":[{"name":"University of Maryland"}],"role":[{"vocabulary":"crossref","role":"author"}]}],"member":"320","published-online":{"date-parts":[[2015,6,13]]},"reference":[{"key":"e_1_3_2_1_1_1","doi-asserted-by":"publisher","DOI":"10.5555\/2337159.2337161"},{"key":"e_1_3_2_1_2_1","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.2007.38"},{"key":"e_1_3_2_1_3_1","doi-asserted-by":"publisher","DOI":"10.1145\/1669112.1669156"},{"key":"e_1_3_2_1_4_1","doi-asserted-by":"publisher","DOI":"10.1109\/16.678551"},{"key":"e_1_3_2_1_5_1","doi-asserted-by":"publisher","DOI":"10.1109\/LED.2009.2023248"},{"key":"e_1_3_2_1_6_1","doi-asserted-by":"publisher","DOI":"10.1145\/280756.280792"},{"key":"e_1_3_2_1_7_1","unstructured":"JEDEC \"DDR4 STANDARD \" 2012."},{"key":"e_1_3_2_1_8_1","doi-asserted-by":"publisher","DOI":"10.5555\/1543376"},{"key":"e_1_3_2_1_9_1","doi-asserted-by":"publisher","DOI":"10.1145\/2485922.2485927"},{"key":"e_1_3_2_1_10_1","unstructured":"JEDEC \"Low Power Double Data Rate 3 \" 2012."},{"key":"e_1_3_2_1_11_1","doi-asserted-by":"publisher","DOI":"10.1145\/2485922.2485928"},{"key":"e_1_3_2_1_12_1","unstructured":"Micron Technology \"Various Methods of DRAM Refresh \" 1999."},{"key":"e_1_3_2_1_13_1","doi-asserted-by":"publisher","DOI":"10.1145\/2366231.2337202"},{"key":"e_1_3_2_1_14_1","unstructured":"Micron Technology \"Calculating Memory System Power for DDR3 \" 2007."},{"key":"e_1_3_2_1_15_1","volume-title":"Improving DRAM Performance by Parallelizing Refreshes with Accesses,\" in HPCA","author":"Chang K. K.","year":"2014","unstructured":"K. K. Chang, D. Lee, Z. Chishti, A. R. Alameldeen, C. Wilkerson, Y. Kim, and O. Mutlu, \"Improving DRAM Performance by Parallelizing Refreshes with Accesses,\" in HPCA, 2014."},{"key":"e_1_3_2_1_16_1","unstructured":"Micron Technology \"4Gb Mobile LPDDR2 SDRAM \" 2011."},{"key":"e_1_3_2_1_17_1","doi-asserted-by":"publisher","DOI":"10.1145\/2024724.2024954"},{"key":"e_1_3_2_1_18_1","doi-asserted-by":"publisher","DOI":"10.1109\/L-CA.2011.4"},{"key":"e_1_3_2_1_19_1","doi-asserted-by":"publisher","DOI":"10.1145\/1186736.1186737"},{"key":"e_1_3_2_1_20_1","unstructured":"NASA \"NAS Parallel Benchmarks (NPB 3.3.1).\""},{"issue":"4","key":"e_1_3_2_1_21_1","first-page":"1","article-title":"Simpoint 3.0: Faster and more flexible program phase analysis","volume":"7","author":"Hamerly G.","year":"2005","unstructured":"G. Hamerly, E. Perelman, J. Lau, and B. Calder, \"Simpoint 3.0: Faster and more flexible program phase analysis,\" Journal Of Instruction Level Parallelism, vol. 7, no. 4, pp. 1--28, 2005.","journal-title":"Journal Of Instruction Level Parallelism"},{"key":"e_1_3_2_1_22_1","first-page":"305","volume-title":"A comprehensive approach to DRAM power management,\" 2008 IEEE 14th International Symposium on High Performance Computer Architecture","author":"Hur I.","year":"2008","unstructured":"I. Hur and C. Lin, \"A comprehensive approach to DRAM power management,\" 2008 IEEE 14th International Symposium on High Performance Computer Architecture, pp. 305--316, 2008."},{"key":"e_1_3_2_1_23_1","doi-asserted-by":"publisher","DOI":"10.5555\/2648668.2648720"},{"key":"e_1_3_2_1_24_1","doi-asserted-by":"publisher","unstructured":"S. Liu K. Pattabiraman T. Moscibroda and B. G. Zorn \"Flikker: saving DRAM refresh-power through critical data partitioning \" in Proceedings of the sixteenth international conference on Architectural support for programming languages and operating systems 2011 pp. 213--224. 10.1145\/1950365.1950391","DOI":"10.1145\/1950365.1950391"},{"key":"e_1_3_2_1_25_1","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.2006.1598122"},{"key":"e_1_3_2_1_26_1","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.2010.22"},{"key":"e_1_3_2_1_27_1","doi-asserted-by":"publisher","DOI":"10.1145\/2485922.2485928"},{"key":"e_1_3_2_1_28_1","doi-asserted-by":"publisher","DOI":"10.1145\/339647.339668"},{"key":"e_1_3_2_1_29_1","doi-asserted-by":"publisher","DOI":"10.1145\/2591971.2592000"},{"key":"e_1_3_2_1_30_1","doi-asserted-by":"publisher","DOI":"10.1145\/2597652.2597663"}],"event":{"name":"ISCA '15: The 42nd Annual International Symposium on Computer Architecture","location":"Portland Oregon","acronym":"ISCA '15","sponsor":["IEEE TCCA IEEE Computer Society Technical Committee on Computer Architecture","SIGARCH ACM Special Interest Group on Computer Architecture"]},"container-title":["Proceedings of the 42nd Annual International Symposium on Computer Architecture"],"original-title":[],"link":[{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/2749469.2750408","content-type":"unspecified","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/dl.acm.org\/doi\/pdf\/10.1145\/2749469.2750408","content-type":"application\/pdf","content-version":"vor","intended-application":"syndication"},{"URL":"https:\/\/dl.acm.org\/doi\/pdf\/10.1145\/2749469.2750408","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,11,18]],"date-time":"2025-11-18T09:41:32Z","timestamp":1763458892000},"score":1,"resource":{"primary":{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/2749469.2750408"}},"subtitle":["enabling scalable and energy-efficient DRAM refresh reductions"],"short-title":[],"issued":{"date-parts":[[2015,6,13]]},"references-count":30,"alternative-id":["10.1145\/2749469.2750408","10.1145\/2749469"],"URL":"https:\/\/doi.org\/10.1145\/2749469.2750408","relation":{"is-identical-to":[{"id-type":"doi","id":"10.1145\/2872887.2750408","asserted-by":"object"}]},"subject":[],"published":{"date-parts":[[2015,6,13]]},"assertion":[{"value":"2015-06-13","order":3,"name":"published","label":"Published","group":{"name":"publication_history","label":"Publication History"}}]}}