{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,2,27]],"date-time":"2026-02-27T03:47:31Z","timestamp":1772164051544,"version":"3.50.1"},"publisher-location":"New York, NY, USA","reference-count":44,"publisher":"ACM","license":[{"start":{"date-parts":[[2015,6,13]],"date-time":"2015-06-13T00:00:00Z","timestamp":1434153600000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/www.acm.org\/publications\/policies\/copyright_policy#Background"}],"content-domain":{"domain":["dl.acm.org"],"crossmark-restriction":true},"short-container-title":[],"published-print":{"date-parts":[[2015,6,13]]},"DOI":"10.1145\/2749469.2750411","type":"proceedings-article","created":{"date-parts":[[2015,5,26]],"date-time":"2015-05-26T10:36:25Z","timestamp":1432636585000},"page":"720-732","update-policy":"https:\/\/doi.org\/10.1145\/crossmark-policy","source":"Crossref","is-referenced-by-count":23,"title":["Coherence protocol for transparent management of scratchpad memories in shared memory manycore architectures"],"prefix":"10.1145","author":[{"given":"Lluc","family":"Alvarez","sequence":"first","affiliation":[{"name":"Barcelona Supercomputing Center and Universitat Polit\u00e8cnica de Catalunya"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Llu\u00eds","family":"Vilanova","sequence":"additional","affiliation":[{"name":"Barcelona Supercomputing Center and Universitat Polit\u00e8cnica de Catalunya"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Miquel","family":"Moreto","sequence":"additional","affiliation":[{"name":"Barcelona Supercomputing Center"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Marc","family":"Casas","sequence":"additional","affiliation":[{"name":"Barcelona Supercomputing Center"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Marc","family":"Gonz\u00e0lez","sequence":"additional","affiliation":[{"name":"Universitat Polit\u00e8cnica de Catalunya"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Xavier","family":"Martorell","sequence":"additional","affiliation":[{"name":"Barcelona Supercomputing Center and Universitat Polit\u00e8cnica de Catalunya"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Nacho","family":"Navarro","sequence":"additional","affiliation":[{"name":"Barcelona Supercomputing Center and Universitat Polit\u00e8cnica de Catalunya"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Eduard","family":"Ayguad\u00e9","sequence":"additional","affiliation":[{"name":"Barcelona Supercomputing Center and Universitat Polit\u00e8cnica de Catalunya"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Mateo","family":"Valero","sequence":"additional","affiliation":[{"name":"Barcelona Supercomputing Center and Universitat Polit\u00e8cnica de Catalunya"}],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"320","published-online":{"date-parts":[[2015,6,13]]},"reference":[{"key":"e_1_3_2_1_1_1","unstructured":"Intel 64 and IA-32 Architectures Software Developer's Manual 2011. Intel 64 and IA-32 Architectures Software Developer's Manual 2011."},{"key":"e_1_3_2_1_2_1","unstructured":"NVIDIA CUDA C Programming Guide. Version 4.2 2012. NVIDIA CUDA C Programming Guide. Version 4.2 2012."},{"key":"e_1_3_2_1_3_1","doi-asserted-by":"publisher","DOI":"10.1145\/1787234.1787255"},{"key":"e_1_3_2_1_4_1","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.2012.39"},{"key":"e_1_3_2_1_5_1","first-page":"1","volume-title":"Storage and Analysis. IEEE Computer Society","author":"Alvarez L.","year":"2012","unstructured":"L. Alvarez , L. Vilanova , M. Gonz\u00e0lez , X. Martorell , N. Navarro , and E. Ayguad\u00e9 , \" Hardware-Software Coherence Protocol for the Coexistence of Caches and Local Memories,\" in SC '12: Proceedings of the International Conference on High Performance Computing, Networking , Storage and Analysis. IEEE Computer Society , 2012 , pp. 89: 1 -- 89 :11. L. Alvarez, L. Vilanova, M. Gonz\u00e0lez, X. Martorell, N. Navarro, and E. Ayguad\u00e9, \"Hardware-Software Coherence Protocol for the Coexistence of Caches and Local Memories,\" in SC '12: Proceedings of the International Conference on High Performance Computing, Networking, Storage and Analysis. IEEE Computer Society, 2012, pp. 89:1--89:11."},{"key":"e_1_3_2_1_6_1","doi-asserted-by":"publisher","DOI":"10.1109\/TC.2013.194"},{"key":"e_1_3_2_1_7_1","doi-asserted-by":"publisher","DOI":"10.1145\/581888.581891"},{"key":"e_1_3_2_1_8_1","doi-asserted-by":"publisher","DOI":"10.1145\/125826.125925"},{"key":"e_1_3_2_1_9_1","doi-asserted-by":"publisher","DOI":"10.1145\/774789.774805"},{"key":"e_1_3_2_1_10_1","doi-asserted-by":"publisher","DOI":"10.1109\/MM.2009.44"},{"key":"e_1_3_2_1_11_1","doi-asserted-by":"publisher","DOI":"10.1093\/comjnl\/bxq026"},{"key":"e_1_3_2_1_12_1","doi-asserted-by":"publisher","DOI":"10.1145\/2024716.2024718"},{"key":"e_1_3_2_1_13_1","doi-asserted-by":"publisher","DOI":"10.1109\/ISCA.2005.31"},{"key":"e_1_3_2_1_14_1","doi-asserted-by":"publisher","DOI":"10.1109\/PACT.2011.21"},{"key":"e_1_3_2_1_16_1","doi-asserted-by":"publisher","DOI":"10.1145\/2000064.2000076"},{"key":"e_1_3_2_1_17_1","doi-asserted-by":"publisher","DOI":"10.1109\/TC.2011.241"},{"key":"e_1_3_2_1_18_1","doi-asserted-by":"publisher","DOI":"10.1145\/178243.178263"},{"key":"e_1_3_2_1_19_1","doi-asserted-by":"publisher","DOI":"10.1147\/sj.451.0059"},{"key":"e_1_3_2_1_20_1","doi-asserted-by":"publisher","DOI":"10.1109\/PACT.2005.33"},{"key":"e_1_3_2_1_21_1","volume-title":"NVIDIA's Fermi: The First Complete GPU Computing Architecture","author":"Glaskowsky P. N.","year":"2009","unstructured":"P. N. Glaskowsky , NVIDIA's Fermi: The First Complete GPU Computing Architecture , 2009 , white paper. P. N. Glaskowsky, NVIDIA's Fermi: The First Complete GPU Computing Architecture, 2009, white paper."},{"key":"e_1_3_2_1_22_1","doi-asserted-by":"publisher","DOI":"10.1145\/1454115.1454156"},{"key":"e_1_3_2_1_23_1","doi-asserted-by":"publisher","DOI":"10.1145\/1555754.1555779"},{"key":"e_1_3_2_1_24_1","doi-asserted-by":"publisher","DOI":"10.1145\/143095.143138"},{"key":"e_1_3_2_1_25_1","volume-title":"dissertation","author":"Jayasena N.","year":"2005","unstructured":"N. Jayasena , \" Memory Hierarchy Design for Stream Computing ,\" Ph. D. dissertation , Stanford University , 2005 . N. Jayasena, \"Memory Hierarchy Design for Stream Computing,\" Ph.D. dissertation, Stanford University, 2005."},{"key":"e_1_3_2_1_26_1","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.2005.33"},{"key":"e_1_3_2_1_27_1","doi-asserted-by":"publisher","DOI":"10.1109\/MM.2011.8"},{"key":"e_1_3_2_1_28_1","doi-asserted-by":"publisher","DOI":"10.1145\/1854273.1854292"},{"key":"e_1_3_2_1_29_1","doi-asserted-by":"publisher","DOI":"10.1109\/MM.2006.49"},{"key":"e_1_3_2_1_30_1","doi-asserted-by":"publisher","DOI":"10.1145\/143095.143137"},{"key":"e_1_3_2_1_31_1","doi-asserted-by":"publisher","DOI":"10.1145\/1250662.1250707"},{"key":"e_1_3_2_1_32_1","doi-asserted-by":"publisher","DOI":"10.1145\/1669112.1669172"},{"key":"e_1_3_2_1_33_1","doi-asserted-by":"publisher","DOI":"10.1145\/339647.339673"},{"key":"e_1_3_2_1_34_1","doi-asserted-by":"publisher","DOI":"10.1109\/ISCA.2005.42"},{"key":"e_1_3_2_1_35_1","doi-asserted-by":"publisher","DOI":"10.1109\/IISWC.2007.4362179"},{"key":"e_1_3_2_1_36_1","doi-asserted-by":"publisher","DOI":"10.1109\/TC.2007.1039"},{"key":"e_1_3_2_1_37_1","doi-asserted-by":"publisher","DOI":"10.1145\/509705.509708"},{"key":"e_1_3_2_1_38_1","first-page":"7","volume-title":"IEEE Computer Society","author":"Panda P. R.","year":"1997","unstructured":"P. R. Panda , N. D. Dutt , and A. Nicolau , \" Efficient Utilization of Scratch-Pad Memory in Embedded Processor Applications,\" in EDTC '97: Proceedings of the 1997 European Conference on Design and Test . IEEE Computer Society , 1997 , p. 7 . P. R. Panda, N. D. Dutt, and A. Nicolau, \"Efficient Utilization of Scratch-Pad Memory in Embedded Processor Applications,\" in EDTC '97: Proceedings of the 1997 European Conference on Design and Test. IEEE Computer Society, 1997, p. 7."},{"key":"e_1_3_2_1_39_1","doi-asserted-by":"publisher","DOI":"10.5772\/229"},{"key":"e_1_3_2_1_40_1","doi-asserted-by":"publisher","DOI":"10.1145\/980152.980156"},{"key":"e_1_3_2_1_41_1","first-page":"55","volume-title":"IEEE Computer Society","author":"Seo S.","year":"2009","unstructured":"S. Seo , J. Lee , and Z. Sura , \" Design and Implementation of Software-Managed Caches for Multicores with Local Memory,\" in HPCA '09: Proceedings of the 15th International Conference on High-Performance Computer Architecture . IEEE Computer Society , 2009 , pp. 55 -- 66 . S. Seo, J. Lee, and Z. Sura, \"Design and Implementation of Software-Managed Caches for Multicores with Local Memory,\" in HPCA '09: Proceedings of the 15th International Conference on High-Performance Computer Architecture. IEEE Computer Society, 2009, pp. 55--66."},{"key":"e_1_3_2_1_42_1","first-page":"409","volume-title":"Automation and Test in Europe. IEEE Computer Society","author":"Steinke S.","year":"2002","unstructured":"S. Steinke , L. Wehmeyer , B. Lee , and P. Marwedel , \" Assigning Program and Data Objects to Scratchpad for Energy Reduction,\" in DATE '02: Proceedings of the conference on Design , Automation and Test in Europe. IEEE Computer Society , 2002 , pp. 409 -- 415 . S. Steinke, L. Wehmeyer, B. Lee, and P. Marwedel, \"Assigning Program and Data Objects to Scratchpad for Energy Reduction,\" in DATE '02: Proceedings of the conference on Design, Automation and Test in Europe. IEEE Computer Society, 2002, pp. 409--415."},{"key":"e_1_3_2_1_43_1","doi-asserted-by":"publisher","DOI":"10.14529\/jsfi140102"},{"key":"e_1_3_2_1_44_1","doi-asserted-by":"publisher","DOI":"10.1109\/SC.2005.59"},{"key":"e_1_3_2_1_45_1","doi-asserted-by":"publisher","DOI":"10.1145\/207110.207111"}],"event":{"name":"ISCA '15: The 42nd Annual International Symposium on Computer Architecture","location":"Portland Oregon","acronym":"ISCA '15","sponsor":["IEEE TCCA IEEE Computer Society Technical Committee on Computer Architecture","SIGARCH ACM Special Interest Group on Computer Architecture"]},"container-title":["Proceedings of the 42nd Annual International Symposium on Computer Architecture"],"original-title":[],"link":[{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/2749469.2750411","content-type":"unspecified","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/dl.acm.org\/doi\/pdf\/10.1145\/2749469.2750411","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,6,18]],"date-time":"2025-06-18T03:00:41Z","timestamp":1750215641000},"score":1,"resource":{"primary":{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/2749469.2750411"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2015,6,13]]},"references-count":44,"alternative-id":["10.1145\/2749469.2750411","10.1145\/2749469"],"URL":"https:\/\/doi.org\/10.1145\/2749469.2750411","relation":{"is-identical-to":[{"id-type":"doi","id":"10.1145\/2872887.2750411","asserted-by":"object"}]},"subject":[],"published":{"date-parts":[[2015,6,13]]},"assertion":[{"value":"2015-06-13","order":2,"name":"published","label":"Published","group":{"name":"publication_history","label":"Publication History"}}]}}