{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,2,27]],"date-time":"2026-02-27T03:47:51Z","timestamp":1772164071877,"version":"3.50.1"},"publisher-location":"New York, NY, USA","reference-count":46,"publisher":"ACM","license":[{"start":{"date-parts":[[2015,6,13]],"date-time":"2015-06-13T00:00:00Z","timestamp":1434153600000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/www.acm.org\/publications\/policies\/copyright_policy#Background"}],"funder":[{"DOI":"10.13039\/501100001711","name":"Schweizerische Nationalfonds zur F\u00f6rderung der Wissenschaftlichen Forschung","doi-asserted-by":"publisher","award":["200021_140550"],"award-info":[{"award-number":["200021_140550"]}],"id":[{"id":"10.13039\/501100001711","id-type":"DOI","asserted-by":"publisher"}]},{"DOI":"10.13039\/100006112","name":"Microsoft Research","doi-asserted-by":"publisher","award":["2014-006 (DP1061309)"],"award-info":[{"award-number":["2014-006 (DP1061309)"]}],"id":[{"id":"10.13039\/100006112","id-type":"DOI","asserted-by":"publisher"}]},{"name":"Nano-Tera","award":["530665"],"award-info":[{"award-number":["530665"]}]}],"content-domain":{"domain":["dl.acm.org"],"crossmark-restriction":true},"short-container-title":[],"published-print":{"date-parts":[[2015,6,13]]},"DOI":"10.1145\/2749469.2750415","type":"proceedings-article","created":{"date-parts":[[2015,5,26]],"date-time":"2015-05-26T10:36:25Z","timestamp":1432636585000},"page":"567-579","update-policy":"https:\/\/doi.org\/10.1145\/crossmark-policy","source":"Crossref","is-referenced-by-count":20,"title":["Manycore network interfaces for in-memory rack-scale computing"],"prefix":"10.1145","author":[{"given":"Alexandros","family":"Daglis","sequence":"first","affiliation":[{"name":"EcoCloud, EPFL"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Stanko","family":"Novakovi\u0107","sequence":"additional","affiliation":[{"name":"EcoCloud, EPFL"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Edouard","family":"Bugnion","sequence":"additional","affiliation":[{"name":"EcoCloud, EPFL"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Babak","family":"Falsafi","sequence":"additional","affiliation":[{"name":"EcoCloud, EPFL"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Boris","family":"Grot","sequence":"additional","affiliation":[{"name":"University of Edinburgh"}],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"320","published-online":{"date-parts":[[2015,6,13]]},"reference":[{"key":"e_1_3_2_1_1_1","doi-asserted-by":"publisher","DOI":"10.1145\/1555815.1555810"},{"key":"e_1_3_2_1_2_1","doi-asserted-by":"publisher","DOI":"10.1145\/223982.223985"},{"key":"e_1_3_2_1_3_1","unstructured":"Anandtech \"Haswell: Up to 128MB On-Package Cache.\" {Online}. Available: http:\/\/www.anandtech.com\/show\/6277\/haswell-up-to-128mb-onpackage-cache-ulv-gpu-performance-estimates.  Anandtech \"Haswell: Up to 128MB On-Package Cache.\" {Online}. Available: http:\/\/www.anandtech.com\/show\/6277\/haswell-up-to-128mb-onpackage-cache-ulv-gpu-performance-estimates."},{"key":"e_1_3_2_1_4_1","unstructured":"K. Asanovi\u0107 \"A Hardware Building Block for 2020 Warehouse-Scale Computers \" USENIX FAST Keynote 2014.  K. Asanovi\u0107 \"A Hardware Building Block for 2020 Warehouse-Scale Computers \" USENIX FAST Keynote 2014."},{"key":"e_1_3_2_1_5_1","doi-asserted-by":"publisher","DOI":"10.1145\/2318857.2254766"},{"key":"e_1_3_2_1_6_1","unstructured":"L. A. Barroso \"Three Things to Save the Datacenter \" ISSCC Keynote 2014. {Online}. Available: http:\/\/www.theregister.co.uk\/Print\/2014\/02\/11\/google_research_three_things_that_must_be_done_to_save_the_data_center_of_the_future\/.  L. A. Barroso \"Three Things to Save the Datacenter \" ISSCC Keynote 2014. {Online}. Available: http:\/\/www.theregister.co.uk\/Print\/2014\/02\/11\/google_research_three_things_that_must_be_done_to_save_the_data_center_of_the_future\/."},{"key":"e_1_3_2_1_7_1","doi-asserted-by":"publisher","DOI":"10.1145\/1168857.1168897"},{"key":"e_1_3_2_1_8_1","unstructured":"Boston Limited \"Boston Limited Unveil Their Revolutionary Boston Viridis \" 2011. {Online}. Available: http:\/\/www.boston.co.uk\/press\/2011\/11\/boston-limited-unveil-their-revolutionary-boston-viridis.aspx.  Boston Limited \"Boston Limited Unveil Their Revolutionary Boston Viridis \" 2011. {Online}. Available: http:\/\/www.boston.co.uk\/press\/2011\/11\/boston-limited-unveil-their-revolutionary-boston-viridis.aspx."},{"key":"e_1_3_2_1_9_1","unstructured":"Calxeda Inc. \"ECX-1000 Technical Specifications \" 2012. {Online}. Available: http:\/\/www.calxeda.com\/ecx-1000-techspecs\/.  Calxeda Inc. \"ECX-1000 Technical Specifications \" 2012. {Online}. Available: http:\/\/www.calxeda.com\/ecx-1000-techspecs\/."},{"key":"e_1_3_2_1_10_1","volume-title":"Industry's First 48 Core Family of ARMv8 Workload Optimized Processors for Next Generation Data Center & Cloud Infrastructure","year":"2014","unstructured":"Cavium Networks, \"Cavium Announces Availability of ThunderX\u2122 : Industry's First 48 Core Family of ARMv8 Workload Optimized Processors for Next Generation Data Center & Cloud Infrastructure ,\" 2014 . {Online}. Available: http:\/\/www.cavium.com\/newsevents-Cavium-Announces-Availability-of-ThunderX.html. Cavium Networks, \"Cavium Announces Availability of ThunderX\u2122: Industry's First 48 Core Family of ARMv8 Workload Optimized Processors for Next Generation Data Center & Cloud Infrastructure,\" 2014. {Online}. Available: http:\/\/www.cavium.com\/newsevents-Cavium-Announces-Availability-of-ThunderX.html."},{"key":"e_1_3_2_1_11_1","doi-asserted-by":"publisher","DOI":"10.1145\/224056.224059"},{"key":"e_1_3_2_1_12_1","volume-title":"SeaMicro SM10000-64 Server: Building Datacenter Servers Using Cell Phone Chips,\" in Proceedings of the 23rd IEEE HotChips Symposium","author":"Dhodapkar A.","year":"2011","unstructured":"A. Dhodapkar , G. Lauterbach , S. Li , D. Mallick , J. Bauman , S. Kanthadai , T. Kuzuhara , G. S. M. Xu , and C. Zhang , \" SeaMicro SM10000-64 Server: Building Datacenter Servers Using Cell Phone Chips,\" in Proceedings of the 23rd IEEE HotChips Symposium , 2011 . A. Dhodapkar, G. Lauterbach, S. Li, D. Mallick, J. Bauman, S. Kanthadai, T. Kuzuhara, G. S. M. Xu, and C. Zhang, \"SeaMicro SM10000-64 Server: Building Datacenter Servers Using Cell Phone Chips,\" in Proceedings of the 23rd IEEE HotChips Symposium, 2011."},{"key":"e_1_3_2_1_13_1","volume-title":"FaRM: Fast Remote Memory,\" in Proceedings of the 11th USENIX Symposium on Networked Systems Design and Implementation (NSDI)","author":"Dragojevi\u0107 A.","year":"2014","unstructured":"A. Dragojevi\u0107 , D. Narayanan , O. Hodson , and M. Castro , \" FaRM: Fast Remote Memory,\" in Proceedings of the 11th USENIX Symposium on Networked Systems Design and Implementation (NSDI) , 2014 . A. Dragojevi\u0107, D. Narayanan, O. Hodson, and M. Castro, \"FaRM: Fast Remote Memory,\" in Proceedings of the 11th USENIX Symposium on Networked Systems Design and Implementation (NSDI), 2014."},{"key":"e_1_3_2_1_14_1","unstructured":"EZchip Semiconductor Ltd. \"EZchip Introduces TILE-Mx100World's Highest Core-Count ARM Processor Optimized for High-Performance Networking Applications \" Press Release 2015. {Online}. Available: http:\/\/www.tilera.com\/News\/PressRelease\/?ezchip=97.  EZchip Semiconductor Ltd. \"EZchip Introduces TILE-Mx100World's Highest Core-Count ARM Processor Optimized for High-Performance Networking Applications \" Press Release 2015. {Online}. Available: http:\/\/www.tilera.com\/News\/PressRelease\/?ezchip=97."},{"key":"e_1_3_2_1_15_1","volume-title":"Application-Specific Protocols for User-Level Shared Memory,\" in Proceedings of the 1994 ACM\/IEEE Conference on Supercomputing (SC)","author":"Falsafi B.","year":"1994","unstructured":"B. Falsafi , A. R. Lebeck , S. K. Reinhardt , I. Schoinas , M. D. Hill , J. R. Larus , A. Rogers , and D. A. Wood , \" Application-Specific Protocols for User-Level Shared Memory,\" in Proceedings of the 1994 ACM\/IEEE Conference on Supercomputing (SC) , 1994 . B. Falsafi, A. R. Lebeck, S. K. Reinhardt, I. Schoinas, M. D. Hill, J. R. Larus, A. Rogers, and D. A. Wood, \"Application-Specific Protocols for User-Level Shared Memory,\" in Proceedings of the 1994 ACM\/IEEE Conference on Supercomputing (SC), 1994."},{"key":"e_1_3_2_1_16_1","doi-asserted-by":"publisher","DOI":"10.1145\/264107.264205"},{"key":"e_1_3_2_1_17_1","first-page":"2012","author":"Gantz J.","year":"2020","unstructured":"J. Gantz and D. Reinsel , \"The Digital Universe in 2020 .\" IDC, 2012 . {Online}. Available: http:\/\/www.emc.com\/collateral\/analyst-reports\/idc-the-digital-universe-in-2020.pdf. J. Gantz and D. Reinsel, \"The Digital Universe in 2020.\" IDC, 2012. {Online}. Available: http:\/\/www.emc.com\/collateral\/analyst-reports\/idc-the-digital-universe-in-2020.pdf.","journal-title":"\"The Digital Universe in"},{"key":"e_1_3_2_1_18_1","volume-title":"Wildfire: A scalable path for smps,\" in Proceedings of the Fifth International Symposium on High-Performance Computer Architecture (HPCA)","author":"Hagersten E.","year":"1999","unstructured":"E. Hagersten and M. Koster , \" Wildfire: A scalable path for smps,\" in Proceedings of the Fifth International Symposium on High-Performance Computer Architecture (HPCA) , 1999 . E. Hagersten and M. Koster, \"Wildfire: A scalable path for smps,\" in Proceedings of the Fifth International Symposium on High-Performance Computer Architecture (HPCA), 1999."},{"key":"e_1_3_2_1_19_1","doi-asserted-by":"publisher","DOI":"10.1145\/1555754.1555779"},{"key":"e_1_3_2_1_20_1","doi-asserted-by":"publisher","DOI":"10.1145\/195470.195494"},{"key":"e_1_3_2_1_21_1","unstructured":"Hewlett - Packard Development Company \"HP ProLiant m400 Server Cartridge \" 2014. {Online}. Available: http:\/\/www8.hp.com\/h20195\/v2\/GetDocument.aspx?docname=c04384048.  Hewlett - Packard Development Company \"HP ProLiant m400 Server Cartridge \" 2014. {Online}. Available: http:\/\/www8.hp.com\/h20195\/v2\/GetDocument.aspx?docname=c04384048."},{"key":"e_1_3_2_1_22_1","unstructured":"Hewlett-Packard Development Company \"HP Moonshot System Family Guide \" 2014. {Online}. Available: http:\/\/www8.hp.com\/h20195\/v2\/GetDocument.aspx?docname=4AA4-6076ENW.  Hewlett-Packard Development Company \"HP Moonshot System Family Guide \" 2014. {Online}. Available: http:\/\/www8.hp.com\/h20195\/v2\/GetDocument.aspx?docname=4AA4-6076ENW."},{"key":"e_1_3_2_1_23_1","doi-asserted-by":"publisher","DOI":"10.1109\/ISCA.2005.23"},{"key":"e_1_3_2_1_24_1","unstructured":"Intel \"Moving Data with Silicon and Light \" 2013. {Online}. Available: http:\/\/www.intel.com\/content\/www\/us\/en\/research\/intel-labs-silicon-photonics-research.html.  Intel \"Moving Data with Silicon and Light \" 2013. {Online}. Available: http:\/\/www.intel.com\/content\/www\/us\/en\/research\/intel-labs-silicon-photonics-research.html."},{"key":"e_1_3_2_1_25_1","volume-title":"Hybrid Memory Cube New DRAM Architecture Increases Density and Performance,\" in 2012 International Symposium on VLSI Technology (VLSIT)","author":"Jeddeloh J.","year":"2012","unstructured":"J. Jeddeloh and B. Keeth , \" Hybrid Memory Cube New DRAM Architecture Increases Density and Performance,\" in 2012 International Symposium on VLSI Technology (VLSIT) , 2012 . J. Jeddeloh and B. Keeth, \"Hybrid Memory Cube New DRAM Architecture Increases Density and Performance,\" in 2012 International Symposium on VLSI Technology (VLSIT), 2012."},{"issue":"9","key":"e_1_3_2_1_26_1","first-page":"20","volume":"28","author":"Kanter D.","year":"2014","unstructured":"D. Kanter , \"X-Gene 2 Aims Above Microservers,\" Microprocessor Report , vol. 28 ( 9 ), pp. 20 -- 24 , 2014 . D. Kanter, \"X-Gene 2 Aims Above Microservers,\" Microprocessor Report, vol. 28(9), pp. 20--24, 2014.","journal-title":"Microprocessor Report"},{"key":"e_1_3_2_1_27_1","doi-asserted-by":"publisher","DOI":"10.1109\/CMPCON.1993.289660"},{"key":"e_1_3_2_1_28_1","doi-asserted-by":"publisher","DOI":"10.1145\/191995.192056"},{"key":"e_1_3_2_1_29_1","doi-asserted-by":"publisher","DOI":"10.1145\/264107.264206"},{"key":"e_1_3_2_1_30_1","doi-asserted-by":"publisher","DOI":"10.1109\/2.121510"},{"key":"e_1_3_2_1_31_1","volume-title":"A New Server I\/O Architecture for High Speed Networks,\" in Proceedings of the 17th International Symposium on High Performance Computer Architecture (HPCA)","author":"Liao G.","year":"2011","unstructured":"G. Liao , X. Zhu , and L. Bnuyan , \" A New Server I\/O Architecture for High Speed Networks,\" in Proceedings of the 17th International Symposium on High Performance Computer Architecture (HPCA) , 2011 . G. Liao, X. Zhu, and L. Bnuyan, \"A New Server I\/O Architecture for High Speed Networks,\" in Proceedings of the 17th International Symposium on High Performance Computer Architecture (HPCA), 2011."},{"key":"e_1_3_2_1_32_1","doi-asserted-by":"publisher","DOI":"10.1145\/2485922.2485926"},{"key":"e_1_3_2_1_33_1","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.2012.25"},{"key":"e_1_3_2_1_34_1","volume-title":"Scale-Out Processors,\" in Proceedings of the 39th International Symposium on Computer Architecture (ISCA)","author":"Lotfi-Kamran P.","year":"2012","unstructured":"P. Lotfi-Kamran , B. Grot , M. Ferdman , S. Volos , Y. O. Ko\u00e7berber , J. Picorel , A. Adileh , D. Jevdjic , S. Idgunji , E. \u00d6zer , and B. Falsafi , \" Scale-Out Processors,\" in Proceedings of the 39th International Symposium on Computer Architecture (ISCA) , 2012 . P. Lotfi-Kamran, B. Grot, M. Ferdman, S. Volos, Y. O. Ko\u00e7berber, J. Picorel, A. Adileh, D. Jevdjic, S. Idgunji, E. \u00d6zer, and B. Falsafi, \"Scale-Out Processors,\" in Proceedings of the 39th International Symposium on Computer Architecture (ISCA), 2012."},{"key":"e_1_3_2_1_35_1","doi-asserted-by":"publisher","DOI":"10.1145\/1807167.1807184"},{"key":"e_1_3_2_1_36_1","unstructured":"Mellanox Corp. \"ConnectX-3 Pro Product Brief \" 2012. {Online}. Available: http:\/\/www.mellanox.com\/related-docs\/prod_adapter_cards\/PB_ConnectX-3_Pro_Card_EN.pdf.  Mellanox Corp. \"ConnectX-3 Pro Product Brief \" 2012. {Online}. Available: http:\/\/www.mellanox.com\/related-docs\/prod_adapter_cards\/PB_ConnectX-3_Pro_Card_EN.pdf."},{"key":"e_1_3_2_1_37_1","doi-asserted-by":"publisher","DOI":"10.1145\/232973.232999"},{"key":"e_1_3_2_1_38_1","doi-asserted-by":"publisher","DOI":"10.1145\/2541940.2541965"},{"key":"e_1_3_2_1_39_1","unstructured":"D. N. Paolo Costa Hitesh Ballani \"Rethinking the Network Stack for Rack-Scale Computers \" in Hot Topics in Cloud Computing (HotCloud). USENIX 2014.   D. N. Paolo Costa Hitesh Ballani \"Rethinking the Network Stack for Rack-Scale Computers \" in Hot Topics in Cloud Computing (HotCloud). USENIX 2014."},{"key":"e_1_3_2_1_40_1","doi-asserted-by":"publisher","DOI":"10.1145\/191995.192062"},{"key":"e_1_3_2_1_41_1","volume-title":"The Cray T3E Network: Adaptive Routing in a High Performance 3D Torus,\" in Hot Interconnects","author":"Scott S. L.","year":"1996","unstructured":"S. L. Scott and G. M. Thorson , \" The Cray T3E Network: Adaptive Routing in a High Performance 3D Torus,\" in Hot Interconnects , 1996 . S. L. Scott and G. M. Thorson, \"The Cray T3E Network: Adaptive Routing in a High Performance 3D Torus,\" in Hot Interconnects, 1996."},{"key":"e_1_3_2_1_42_1","doi-asserted-by":"publisher","DOI":"10.1109\/ISCA.2005.37"},{"key":"e_1_3_2_1_43_1","doi-asserted-by":"publisher","DOI":"10.1016\/j.jpdc.2003.05.001"},{"key":"e_1_3_2_1_44_1","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.2006.42"},{"key":"e_1_3_2_1_45_1","volume-title":"Unifying On-Chip and Inter-Node Switching within the Anton 2 Network,\" in Proceedings of the 41st International Symposium on Computer Architecture (ISCA)","author":"Towles B.","year":"2014","unstructured":"B. Towles , J. Grossman , B. Greskamp , and D. E. Shaw , \" Unifying On-Chip and Inter-Node Switching within the Anton 2 Network,\" in Proceedings of the 41st International Symposium on Computer Architecture (ISCA) , 2014 . B. Towles, J. Grossman, B. Greskamp, and D. E. Shaw, \"Unifying On-Chip and Inter-Node Switching within the Anton 2 Network,\" in Proceedings of the 41st International Symposium on Computer Architecture (ISCA), 2014."},{"key":"e_1_3_2_1_46_1","doi-asserted-by":"publisher","DOI":"10.1109\/MM.2006.79"}],"event":{"name":"ISCA '15: The 42nd Annual International Symposium on Computer Architecture","location":"Portland Oregon","acronym":"ISCA '15","sponsor":["IEEE TCCA IEEE Computer Society Technical Committee on Computer Architecture","SIGARCH ACM Special Interest Group on Computer Architecture"]},"container-title":["Proceedings of the 42nd Annual International Symposium on Computer Architecture"],"original-title":[],"link":[{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/2749469.2750415","content-type":"unspecified","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/dl.acm.org\/doi\/pdf\/10.1145\/2749469.2750415","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,6,18]],"date-time":"2025-06-18T03:00:41Z","timestamp":1750215641000},"score":1,"resource":{"primary":{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/2749469.2750415"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2015,6,13]]},"references-count":46,"alternative-id":["10.1145\/2749469.2750415","10.1145\/2749469"],"URL":"https:\/\/doi.org\/10.1145\/2749469.2750415","relation":{"is-identical-to":[{"id-type":"doi","id":"10.1145\/2872887.2750415","asserted-by":"object"}]},"subject":[],"published":{"date-parts":[[2015,6,13]]},"assertion":[{"value":"2015-06-13","order":2,"name":"published","label":"Published","group":{"name":"publication_history","label":"Publication History"}}]}}