{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,11,18]],"date-time":"2025-11-18T12:17:52Z","timestamp":1763468272628,"version":"3.41.0"},"publisher-location":"New York, NY, USA","reference-count":36,"publisher":"ACM","license":[{"start":{"date-parts":[[2015,6,8]],"date-time":"2015-06-08T00:00:00Z","timestamp":1433721600000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/www.acm.org\/publications\/policies\/copyright_policy#Background"}],"funder":[{"name":"Center for Circuit & System Solutions (C2S2)"},{"name":"MOTIE\/KSRC, the Future Semiconductor Device Technology Development Program","award":["10044735"],"award-info":[{"award-number":["10044735"]}]}],"content-domain":{"domain":["dl.acm.org"],"crossmark-restriction":true},"short-container-title":[],"published-print":{"date-parts":[[2015,6,8]]},"DOI":"10.1145\/2751205.2751227","type":"proceedings-article","created":{"date-parts":[[2015,6,2]],"date-time":"2015-06-02T18:40:11Z","timestamp":1433270411000},"page":"251-261","update-policy":"https:\/\/doi.org\/10.1145\/crossmark-policy","source":"Crossref","is-referenced-by-count":2,"title":["History-Assisted Adaptive-Granularity Caches (HAAG$) for High Performance 3D DRAM Architectures"],"prefix":"10.1145","author":[{"given":"Ke","family":"Chen","sequence":"first","affiliation":[{"name":"Oracle Corporation, Santa Clara, CA, USA"}]},{"given":"Sheng","family":"Li","sequence":"additional","affiliation":[{"name":"Intel Labs, Santa Clara, CA, USA"}]},{"given":"Jung Ho","family":"Ahn","sequence":"additional","affiliation":[{"name":"Seoul National University, Seoul, South Korea"}]},{"given":"Naveen","family":"Muralimanohar","sequence":"additional","affiliation":[{"name":"Hewlett-Packard Labs, Palo Alto, CA, USA"}]},{"given":"Jishen","family":"Zhao","sequence":"additional","affiliation":[{"name":"University of California at Santa Cruz, Santa Cruz, CA, USA"}]},{"given":"Cong","family":"Xu","sequence":"additional","affiliation":[{"name":"Pennsylvania State University, State College, PA, USA"}]},{"given":"Seongil","family":"O","sequence":"additional","affiliation":[{"name":"Seoul National University, Seoul, South Korea"}]},{"given":"Yuan","family":"Xie","sequence":"additional","affiliation":[{"name":"University of California at Santa Barbara, Santa Barbara, CA, USA"}]},{"given":"Jay B.","family":"Brockman","sequence":"additional","affiliation":[{"name":"University of Notre Dame, Notre Dame, IN, USA"}]},{"given":"Norman P.","family":"Jouppi","sequence":"additional","affiliation":[{"name":"Google, Mountain View, CA, USA"}]}],"member":"320","published-online":{"date-parts":[[2015,6,8]]},"reference":[{"key":"e_1_3_2_1_1_1","unstructured":"\"Hybrid Memory Cube Specification 1.0 \" Hybrid Memory Cube Consortium Tech. Rep. Jan 2013.  \"Hybrid Memory Cube Specification 1.0 \" Hybrid Memory Cube Consortium Tech. Rep. Jan 2013."},{"key":"e_1_3_2_1_2_1","doi-asserted-by":"publisher","DOI":"10.1145\/1654059.1654102"},{"key":"e_1_3_2_1_3_1","volume-title":"McSimA+: A Manycore Simulator with Application-level+ Simulation and Detailed Microarchitecture Modeling,\" in ISPASS","author":"Ahn J.","year":"2013","unstructured":"J. Ahn , S. Li , S. O , and N. P. Jouppi , \" McSimA+: A Manycore Simulator with Application-level+ Simulation and Detailed Microarchitecture Modeling,\" in ISPASS , 2013 . J. Ahn, S. Li, S. O, and N. P. Jouppi, \"McSimA+: A Manycore Simulator with Application-level+ Simulation and Detailed Microarchitecture Modeling,\" in ISPASS, 2013."},{"key":"e_1_3_2_1_4_1","doi-asserted-by":"publisher","DOI":"10.5555\/2337159.2337207"},{"key":"e_1_3_2_1_5_1","volume-title":"CACTI-3DD: Architecture-level Modeling for 3D Die-stacked DRAM Main Memory,\" in DATE","author":"Chen K.","year":"2012","unstructured":"K. Chen , S. Li , N. Muralimanohar , J. B. Brockman , and N. P. Jouppi , \" CACTI-3DD: Architecture-level Modeling for 3D Die-stacked DRAM Main Memory,\" in DATE , 2012 . K. Chen, S. Li, N. Muralimanohar, J. B. Brockman, and N. P. Jouppi, \"CACTI-3DD: Architecture-level Modeling for 3D Die-stacked DRAM Main Memory,\" in DATE, 2012."},{"key":"e_1_3_2_1_6_1","doi-asserted-by":"publisher","DOI":"10.1109\/SC.2010.50"},{"key":"e_1_3_2_1_7_1","volume-title":"System-Level Cost Analysis and Design Exploration for Three-Dimensional Integrated Circuits (3D ICs),\" in ASP-DAC","author":"Dong X.","year":"2009","unstructured":"X. Dong and Y. Xie , \" System-Level Cost Analysis and Design Exploration for Three-Dimensional Integrated Circuits (3D ICs),\" in ASP-DAC , 2009 . X. Dong and Y. Xie, \"System-Level Cost Analysis and Design Exploration for Three-Dimensional Integrated Circuits (3D ICs),\" in ASP-DAC, 2009."},{"key":"e_1_3_2_1_8_1","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.2013.6522338"},{"key":"e_1_3_2_1_9_1","doi-asserted-by":"publisher","DOI":"10.1109\/40.52944"},{"key":"e_1_3_2_1_10_1","unstructured":"IC Konwledge LLC \"IC Cost Model Revision 1105 http:\/\/www.icknowledge.com\/ \" 2011.  IC Konwledge LLC \"IC Cost Model Revision 1105 http:\/\/www.icknowledge.com\/ \" 2011."},{"key":"e_1_3_2_1_11_1","first-page":"218","author":"Inoue K.","year":"1999","unstructured":"K. Inoue , K. Kai , and K. Murakami , \"Dynamically Variable Line-Size Cache Exploiting High On-Chip Memory Bandwidth of Merged DRAM\/Logic LSIs,\" in HPCA , 1999 , pp. 218 -- 222 . K. Inoue, K. Kai, and K. Murakami, \"Dynamically Variable Line-Size Cache Exploiting High On-Chip Memory Bandwidth of Merged DRAM\/Logic LSIs,\" in HPCA, 1999, pp. 218--222.","journal-title":"\"Dynamically Variable Line-Size Cache Exploiting High On-Chip Memory Bandwidth of Merged DRAM\/Logic LSIs,\" in HPCA"},{"key":"e_1_3_2_1_12_1","unstructured":"JEDEC \"High Bandwidth Memory (HBM) DRAM - JESD235 \" Oct 2013. {Online}. Available: http:\/\/www.jedec.org\/standards-documents\/docs\/jesd235.  JEDEC \"High Bandwidth Memory (HBM) DRAM - JESD235 \" Oct 2013. {Online}. Available: http:\/\/www.jedec.org\/standards-documents\/docs\/jesd235."},{"key":"e_1_3_2_1_13_1","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.2014.51"},{"issue":"1","key":"e_1_3_2_1_14_1","first-page":"111","volume":"45","author":"Kang U.","year":"2010","unstructured":"U. Kang D DDR3 DRAM Using Through-Silicon-Via Technology,\" JSSC , vol. 45 , no. 1 , pp. 111 -- 119 , 2010 . U. Kang et al., \"8 Gb 3-D DDR3 DRAM Using Through-Silicon-Via Technology,\" JSSC, vol. 45, no. 1, pp. 111--119, 2010.","journal-title":"JSSC"},{"key":"e_1_3_2_1_16_1","doi-asserted-by":"publisher","DOI":"10.1145\/1168857.1168873"},{"key":"e_1_3_2_1_17_1","volume-title":"A 1.2V 12.8GB\/s 2Gb Mobile Wide-I\/O DRAM with 4x128 I\/Os Using TSV-Based Stacking,\" in ISSCC","author":"Kim J.-S.","year":"2011","unstructured":"J.-S. Kim , \" A 1.2V 12.8GB\/s 2Gb Mobile Wide-I\/O DRAM with 4x128 I\/Os Using TSV-Based Stacking,\" in ISSCC , 2011 . J.-S. Kim et al., \"A 1.2V 12.8GB\/s 2Gb Mobile Wide-I\/O DRAM with 4x128 I\/Os Using TSV-Based Stacking,\" in ISSCC, 2011."},{"key":"e_1_3_2_1_18_1","doi-asserted-by":"publisher","DOI":"10.1109\/MM.2005.35"},{"key":"e_1_3_2_1_19_1","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.2013.6522354"},{"key":"e_1_3_2_1_20_1","doi-asserted-by":"publisher","DOI":"10.1145\/1669112.1669172"},{"key":"e_1_3_2_1_21_1","volume-title":"MAGE: Adaptive Granularity and ECC for Resilient and Power Efficient Memory Systems,\" in SC","author":"Li S.","year":"2012","unstructured":"S. Li , D. H. Yoon , K. Chen , J. Zhao , J. Ahn , J. B. Brockman , Y. Xie , and N. P. Jouppi , \" MAGE: Adaptive Granularity and ECC for Resilient and Power Efficient Memory Systems,\" in SC , 2012 . S. Li, D. H. Yoon, K. Chen, J. Zhao, J. Ahn, J. B. Brockman, Y. Xie, and N. P. Jouppi, \"MAGE: Adaptive Granularity and ECC for Resilient and Power Efficient Memory Systems,\" in SC, 2012."},{"key":"e_1_3_2_1_22_1","doi-asserted-by":"publisher","DOI":"10.1109\/ISCA.2008.15"},{"key":"e_1_3_2_1_23_1","doi-asserted-by":"publisher","DOI":"10.1145\/2155620.2155662"},{"key":"e_1_3_2_1_24_1","doi-asserted-by":"publisher","DOI":"10.1145\/1146909.1147160"},{"key":"e_1_3_2_1_25_1","doi-asserted-by":"publisher","DOI":"10.1145\/1065010.1065034"},{"key":"e_1_3_2_1_26_1","volume-title":"CPU2006 Benchmark Suite,\" in Microprocessor Report","author":"McGhan H.","year":"2006","unstructured":"H. McGhan , \"SPEC CPU2006 Benchmark Suite,\" in Microprocessor Report , Oct 2006 . H. McGhan, \"SPEC CPU2006 Benchmark Suite,\" in Microprocessor Report, Oct 2006."},{"key":"e_1_3_2_1_27_1","first-page":"695","volume":"38","author":"Moore S. W.","year":"1995","unstructured":"S. W. Moore and B. T. Graham , \"Tagged Up\/Down Sorter - a Hardware Priority Queue,\" The Computer Journal , vol. 38 , pp. 695 -- 703 , 1995 . S. W. Moore and B. T. Graham, \"Tagged Up\/Down Sorter - a Hardware Priority Queue,\" The Computer Journal, vol. 38, pp. 695--703, 1995.","journal-title":"\"Tagged Up\/Down Sorter - a Hardware Priority Queue,\" The Computer Journal"},{"key":"e_1_3_2_1_28_1","doi-asserted-by":"publisher","DOI":"10.1109\/ISCA.2008.7"},{"key":"e_1_3_2_1_29_1","doi-asserted-by":"crossref","unstructured":"J. T. Pawlowski \"Hybrid Memory Cube (HMC) \" in Hot Chips 2011.  J. T. Pawlowski \"Hybrid Memory Cube (HMC) \" in Hot Chips 2011.","DOI":"10.1109\/HOTCHIPS.2011.7477494"},{"key":"e_1_3_2_1_30_1","unstructured":"Samsung Electronics \"DDR3 SDRAM Datasheet \" 2002.  Samsung Electronics \"DDR3 SDRAM Datasheet \" 2002."},{"key":"e_1_3_2_1_31_1","unstructured":"Semiconductor Industries Association \"International Technology Roadmap for Semiconductors.\" 2007.  Semiconductor Industries Association \"International Technology Roadmap for Semiconductors.\" 2007."},{"key":"e_1_3_2_1_32_1","doi-asserted-by":"publisher","DOI":"10.1145\/605397.605403"},{"key":"e_1_3_2_1_33_1","doi-asserted-by":"publisher","DOI":"10.1109\/SC.2014.91"},{"key":"e_1_3_2_1_34_1","volume-title":"High-Density TSV Bandwidth,\" in HPCA","author":"Woo D. H.","year":"2010","unstructured":"D. H. Woo , N. H. Seong , D. L. Lewis , and H.-H. S. Lee , \"An Optimized 3D-Stacked Memory Architecture by Exploiting Excessive , High-Density TSV Bandwidth,\" in HPCA , 2010 . D. H. Woo, N. H. Seong, D. L. Lewis, and H.-H. S. Lee, \"An Optimized 3D-Stacked Memory Architecture by Exploiting Excessive, High-Density TSV Bandwidth,\" in HPCA, 2010."},{"key":"e_1_3_2_1_35_1","doi-asserted-by":"publisher","DOI":"10.1145\/223982.223990"},{"key":"e_1_3_2_1_36_1","doi-asserted-by":"publisher","DOI":"10.1145\/2000064.2000100"},{"key":"e_1_3_2_1_37_1","doi-asserted-by":"publisher","DOI":"10.1109\/40.946676"}],"event":{"name":"ICS'15: 2015 International Conference on Supercomputing","sponsor":["SIGARCH ACM Special Interest Group on Computer Architecture"],"location":"Newport Beach California USA","acronym":"ICS'15"},"container-title":["Proceedings of the 29th ACM on International Conference on Supercomputing"],"original-title":[],"link":[{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/2751205.2751227","content-type":"unspecified","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/dl.acm.org\/doi\/pdf\/10.1145\/2751205.2751227","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,6,18]],"date-time":"2025-06-18T05:43:06Z","timestamp":1750225386000},"score":1,"resource":{"primary":{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/2751205.2751227"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2015,6,8]]},"references-count":36,"alternative-id":["10.1145\/2751205.2751227","10.1145\/2751205"],"URL":"https:\/\/doi.org\/10.1145\/2751205.2751227","relation":{},"subject":[],"published":{"date-parts":[[2015,6,8]]},"assertion":[{"value":"2015-06-08","order":2,"name":"published","label":"Published","group":{"name":"publication_history","label":"Publication History"}}]}}