{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,4,13]],"date-time":"2026-04-13T12:15:41Z","timestamp":1776082541855,"version":"3.50.1"},"publisher-location":"New York, NY, USA","reference-count":16,"publisher":"ACM","license":[{"start":{"date-parts":[[2015,6,8]],"date-time":"2015-06-08T00:00:00Z","timestamp":1433721600000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/www.acm.org\/publications\/policies\/copyright_policy#Background"}],"funder":[{"name":"EXASTEEL","award":["DFG priority programme 1648 SPPEXA"],"award-info":[{"award-number":["DFG priority programme 1648 SPPEXA"]}]}],"content-domain":{"domain":["dl.acm.org"],"crossmark-restriction":true},"short-container-title":[],"published-print":{"date-parts":[[2015,6,8]]},"DOI":"10.1145\/2751205.2751240","type":"proceedings-article","created":{"date-parts":[[2015,6,2]],"date-time":"2015-06-02T18:40:11Z","timestamp":1433270411000},"page":"207-216","update-policy":"https:\/\/doi.org\/10.1145\/crossmark-policy","source":"Crossref","is-referenced-by-count":72,"title":["Quantifying Performance Bottlenecks of Stencil Computations Using the Execution-Cache-Memory Model"],"prefix":"10.1145","author":[{"given":"Holger","family":"Stengel","sequence":"first","affiliation":[{"name":"Friedrich-Alexander University of Erlangen-Nuremberg, Erlangen, Germany"}]},{"given":"Jan","family":"Treibig","sequence":"additional","affiliation":[{"name":"Friedrich-Alexander University of Erlangen-Nuremberg, Erlangen, Germany"}]},{"given":"Georg","family":"Hager","sequence":"additional","affiliation":[{"name":"Friedrich-Alexander University of Erlangen-Nuremberg, Erlangen, Germany"}]},{"given":"Gerhard","family":"Wellein","sequence":"additional","affiliation":[{"name":"Friedrich-Alexander University of Erlangen-Nuremberg, Erlangen, Germany"}]}],"member":"320","published-online":{"date-parts":[[2015,6,8]]},"reference":[{"key":"e_1_3_2_1_1_1","first-page":"225","article-title":"Data layout transformation for stencil computations on short-vector simd architectures,\" in Proceedings of the 20th International Conference on Compiler Construction: Part of the Joint European Conferences on Theory and Practice of Software, ser. CC'11\/ETAPS'11. Berlin, Heidelberg","author":"Henretty T.","year":"2011","journal-title":"Springer-Verlag"},{"key":"e_1_3_2_1_2_1","series-title":"Lecture Notes in Computer Science","doi-asserted-by":"crossref","first-page":"615","DOI":"10.1007\/978-3-642-14390-8_64","volume-title":"Introducing a performance model for bandwidth-limited loop kernels,\" in Parallel Processing and Applied Mathematics","author":"Treibig J.","year":"2010"},{"key":"e_1_3_2_1_3_1","doi-asserted-by":"publisher","DOI":"10.1137\/070693199"},{"key":"e_1_3_2_1_4_1","first-page":"843","volume-title":"ICCS '02","author":"Leopold C.","year":"2002"},{"key":"e_1_3_2_1_5_1","doi-asserted-by":"publisher","DOI":"10.1145\/2016604.2016641"},{"key":"e_1_3_2_1_6_1","doi-asserted-by":"publisher","DOI":"10.1016\/0743-7315(88)90002-0"},{"key":"e_1_3_2_1_7_1","volume-title":"f1\/2: A parameter to characterize memory and communication bottlenecks,\" Parallel Computing","author":"Hockney R. W."},{"key":"e_1_3_2_1_8_1","doi-asserted-by":"publisher","DOI":"10.1145\/1498765.1498785"},{"key":"e_1_3_2_1_9_1","volume-title":"Exper.","author":"Hager G.","year":"2013"},{"key":"e_1_3_2_1_10_1","unstructured":"\"Intel 64 and IA-32 architectures optimization reference manual \" September 2014.  \"Intel 64 and IA-32 architectures optimization reference manual \" September 2014."},{"key":"e_1_3_2_1_11_1","doi-asserted-by":"publisher","DOI":"10.1109\/ICPPW.2010.38"},{"key":"e_1_3_2_1_12_1","unstructured":"\"Intel architecture code analyzer.\" {Online}. Available: http:\/\/software.intel.com\/en-us\/articles\/intel-architecture-code-analyzer\/  \"Intel architecture code analyzer.\" {Online}. Available: http:\/\/software.intel.com\/en-us\/articles\/intel-architecture-code-analyzer\/"},{"key":"e_1_3_2_1_13_1","doi-asserted-by":"publisher","DOI":"10.1145\/1346281.1346317"},{"key":"e_1_3_2_1_14_1","volume-title":"ICCS 2012","author":"Christen M.","year":"2012"},{"key":"e_1_3_2_1_15_1","doi-asserted-by":"publisher","DOI":"10.1142\/S0129626414410047"},{"key":"e_1_3_2_1_16_1","doi-asserted-by":"publisher","DOI":"10.1145\/2591006"}],"event":{"name":"ICS'15: 2015 International Conference on Supercomputing","location":"Newport Beach California USA","acronym":"ICS'15","sponsor":["SIGARCH ACM Special Interest Group on Computer Architecture"]},"container-title":["Proceedings of the 29th ACM on International Conference on Supercomputing"],"original-title":[],"link":[{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/2751205.2751240","content-type":"unspecified","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/dl.acm.org\/doi\/pdf\/10.1145\/2751205.2751240","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,6,18]],"date-time":"2025-06-18T05:43:06Z","timestamp":1750225386000},"score":1,"resource":{"primary":{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/2751205.2751240"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2015,6,8]]},"references-count":16,"alternative-id":["10.1145\/2751205.2751240","10.1145\/2751205"],"URL":"https:\/\/doi.org\/10.1145\/2751205.2751240","relation":{},"subject":[],"published":{"date-parts":[[2015,6,8]]},"assertion":[{"value":"2015-06-08","order":2,"name":"published","label":"Published","group":{"name":"publication_history","label":"Publication History"}}]}}