{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,6,18]],"date-time":"2026-06-18T06:06:15Z","timestamp":1781762775949,"version":"3.54.5"},"publisher-location":"New York, NY, USA","reference-count":28,"publisher":"ACM","license":[{"start":{"date-parts":[[2015,5,26]],"date-time":"2015-05-26T00:00:00Z","timestamp":1432598400000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/www.acm.org\/publications\/policies\/copyright_policy#Background"}],"content-domain":{"domain":["dl.acm.org"],"crossmark-restriction":true},"short-container-title":[],"published-print":{"date-parts":[[2015,5,26]]},"DOI":"10.1145\/2757667.2757679","type":"proceedings-article","created":{"date-parts":[[2015,5,19]],"date-time":"2015-05-19T13:49:03Z","timestamp":1432043343000},"page":"1-10","update-policy":"https:\/\/doi.org\/10.1145\/crossmark-policy","source":"Crossref","is-referenced-by-count":27,"title":["Read leveling for flash storage systems"],"prefix":"10.1145","author":[{"given":"Chun-Yi","family":"Liu","sequence":"first","affiliation":[{"name":"Academia Sinica, Taipei, Taiwan, R.O.C."}],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Yu-Ming","family":"Chang","sequence":"additional","affiliation":[{"name":"Macronix International Co., Ltd., Hsinchu, Taiwan, R.O.C."}],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Yuan-Hao","family":"Chang","sequence":"additional","affiliation":[{"name":"Academia Sinica, Taipei, Taiwan, R.O.C."}],"role":[{"vocabulary":"crossref","role":"author"}]}],"member":"320","published-online":{"date-parts":[[2015,5,26]]},"reference":[{"key":"e_1_3_2_1_1_1","volume-title":"Flash file system","author":"Ban A.","year":"1995","unstructured":"A. Ban . Flash file system , 1995 . US Patent 5,404,485. A. Ban. Flash file system, 1995. US Patent 5,404,485."},{"key":"e_1_3_2_1_2_1","first-page":"732","article-title":"Wear Leveling of Static Areas","volume":"6","author":"Ban A.","year":"2004","unstructured":"A. Ban . Wear Leveling of Static Areas in Flash Memory. US Patent 6 , 732 ,221, 2004 . US Patent 6,732,221. A. Ban. Wear Leveling of Static Areas in Flash Memory. US Patent 6,732,221, 2004. US Patent 6,732,221.","journal-title":"Flash Memory. US Patent"},{"key":"e_1_3_2_1_3_1","doi-asserted-by":"publisher","DOI":"10.1145\/1967677.1967683"},{"key":"e_1_3_2_1_4_1","first-page":"187","volume-title":"Kuo. An Adaptive Striping Architecture for Flash Memory Storage Systems of Embedded Systems. In Proc. of the IEEE RTAS","author":"Chang L.-P.","year":"2002","unstructured":"L.-P. Chang and T.- W. Kuo. An Adaptive Striping Architecture for Flash Memory Storage Systems of Embedded Systems. In Proc. of the IEEE RTAS , pages 187 -- 196 , 2002 . L.-P. Chang and T.-W. Kuo. An Adaptive Striping Architecture for Flash Memory Storage Systems of Embedded Systems. In Proc. of the IEEE RTAS, pages 187--196, 2002."},{"key":"e_1_3_2_1_5_1","doi-asserted-by":"publisher","DOI":"10.1145\/1278480.1278533"},{"key":"e_1_3_2_1_6_1","doi-asserted-by":"publisher","DOI":"10.5555\/2561828.2561912"},{"key":"e_1_3_2_1_7_1","doi-asserted-by":"publisher","DOI":"10.1145\/2593069.2593172"},{"key":"e_1_3_2_1_8_1","first-page":"94","volume-title":"Proc. of the IEEE Workshop on SiPS","author":"Chen B.","year":"2008","unstructured":"B. Chen , X. Zhang , and Z. Wang . Error Correction for Multi-level NAND Flash Memory Using Reed-Solomon Codes . In Proc. of the IEEE Workshop on SiPS , pages 94 -- 99 , 2008 . B. Chen, X. Zhang, and Z. Wang. Error Correction for Multi-level NAND Flash Memory Using Reed-Solomon Codes. In Proc. of the IEEE Workshop on SiPS, pages 94--99, 2008."},{"key":"e_1_3_2_1_9_1","doi-asserted-by":"publisher","DOI":"10.1016\/S0164-1212(99)00059-X"},{"key":"e_1_3_2_1_10_1","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2010.2071990"},{"key":"e_1_3_2_1_11_1","volume-title":"Efficient Reduction of Read Disturb Errors in NAND FLASH Memory","author":"Frost H. H.","year":"2010","unstructured":"H. H. Frost , C. J. Camp , T. J. Fisher , J. A. Fuxa , and L. W. Shelton . Efficient Reduction of Read Disturb Errors in NAND FLASH Memory , 2010 . US Patent 7,818,525. H. H. Frost, C. J. Camp, T. J. Fisher, J. A. Fuxa, and L. W. Shelton. Efficient Reduction of Read Disturb Errors in NAND FLASH Memory, 2010. US Patent 7,818,525."},{"key":"e_1_3_2_1_12_1","doi-asserted-by":"publisher","DOI":"10.1145\/1508244.1508271"},{"key":"e_1_3_2_1_13_1","doi-asserted-by":"publisher","DOI":"10.1145\/2500727.2500743"},{"key":"e_1_3_2_1_14_1","first-page":"155","volume-title":"Usenix Winter","author":"Kawaguchi A.","year":"1995","unstructured":"A. Kawaguchi , S. Nishioka , and H. Motoda . A Flash-Memory Based File System . In Usenix Winter , pages 155 -- 164 , 1995 . A. Kawaguchi, S. Nishioka, and H. Motoda. A Flash-Memory Based File System. In Usenix Winter, pages 155--164, 1995."},{"key":"e_1_3_2_1_15_1","doi-asserted-by":"publisher","DOI":"10.1145\/1176760.1176774"},{"key":"e_1_3_2_1_16_1","doi-asserted-by":"publisher","DOI":"10.1109\/ISCA.2008.32"},{"key":"e_1_3_2_1_17_1","doi-asserted-by":"publisher","DOI":"10.1109\/TCE.2002.1010143"},{"key":"e_1_3_2_1_18_1","doi-asserted-by":"publisher","DOI":"10.1007\/11807964_88"},{"key":"e_1_3_2_1_19_1","first-page":"303","volume-title":"Proc. of the IEEE Workshop on SiPS","author":"Liu W.","year":"2006","unstructured":"W. Liu , J. Rho , and W. Sung . Low-Power High-Throughput BCH Error Correction VLSI Design forMulti-Level Cell NAND Flash Memories . In Proc. of the IEEE Workshop on SiPS , pages 303 -- 308 , 2006 . W. Liu, J. Rho, and W. Sung. Low-Power High-Throughput BCH Error Correction VLSI Design forMulti-Level Cell NAND Flash Memories. In Proc. of the IEEE Workshop on SiPS, pages 303--308, 2006."},{"key":"e_1_3_2_1_20_1","doi-asserted-by":"publisher","DOI":"10.1016\/j.mee.2008.08.007"},{"key":"e_1_3_2_1_21_1","doi-asserted-by":"publisher","DOI":"10.1109\/MSST.2011.5937225"},{"key":"e_1_3_2_1_22_1","doi-asserted-by":"publisher","DOI":"10.1145\/146941.146943"},{"key":"e_1_3_2_1_23_1","first-page":"156","volume-title":"In Proc. of the IEEE VLSIC","author":"Shin Y.","year":"2010","unstructured":"Y. Shin . Non-volatile Memory Technologies for Beyond 2010 . In Proc. of the IEEE VLSIC , pages 156 -- 159 , 2005. Y. Shin. Non-volatile Memory Technologies for Beyond 2010. In Proc. of the IEEE VLSIC, pages 156--159, 2005."},{"key":"e_1_3_2_1_24_1","first-page":"905","article-title":"Flash Memory Card with Block Memory Address Arrangement","volume":"5","author":"Shinohara T.","year":"1999","unstructured":"T. Shinohara . Flash Memory Card with Block Memory Address Arrangement . US Patent 5 , 905 ,993, 1999 . T. Shinohara. Flash Memory Card with Block Memory Address Arrangement. US Patent 5,905,993, 1999.","journal-title":"US Patent"},{"key":"e_1_3_2_1_25_1","unstructured":"SNIA IOTTA Repository. http:\/\/iotta.snia.org\/.  SNIA IOTTA Repository. http:\/\/iotta.snia.org\/."},{"key":"e_1_3_2_1_26_1","unstructured":"UMass Trace Repository. http:\/\/traces.cs.umass.edu\/.  UMass Trace Repository. http:\/\/traces.cs.umass.edu\/."},{"key":"e_1_3_2_1_27_1","doi-asserted-by":"publisher","DOI":"10.5555\/2492708.2493030"},{"key":"e_1_3_2_1_28_1","doi-asserted-by":"publisher","DOI":"10.1145\/1233501.1233624"}],"event":{"name":"SYSTOR 2015: International Conference on Systems and Storage","location":"Haifa Israel","acronym":"SYSTOR 2015","sponsor":["SIGOPS ACM Special Interest Group on Operating Systems"]},"container-title":["Proceedings of the 8th ACM International Systems and Storage Conference"],"original-title":[],"link":[{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/2757667.2757679","content-type":"unspecified","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/dl.acm.org\/doi\/pdf\/10.1145\/2757667.2757679","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,6,18]],"date-time":"2025-06-18T06:16:28Z","timestamp":1750227388000},"score":1,"resource":{"primary":{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/2757667.2757679"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2015,5,26]]},"references-count":28,"alternative-id":["10.1145\/2757667.2757679","10.1145\/2757667"],"URL":"https:\/\/doi.org\/10.1145\/2757667.2757679","relation":{},"subject":[],"published":{"date-parts":[[2015,5,26]]},"assertion":[{"value":"2015-05-26","order":2,"name":"published","label":"Published","group":{"name":"publication_history","label":"Publication History"}}]}}