{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,6,19]],"date-time":"2025-06-19T04:15:39Z","timestamp":1750306539260,"version":"3.41.0"},"publisher-location":"New York, NY, USA","reference-count":26,"publisher":"ACM","license":[{"start":{"date-parts":[[2015,6,1]],"date-time":"2015-06-01T00:00:00Z","timestamp":1433116800000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/www.acm.org\/publications\/policies\/copyright_policy#Background"}],"content-domain":{"domain":["dl.acm.org"],"crossmark-restriction":true},"short-container-title":[],"published-print":{"date-parts":[[2015,6]]},"DOI":"10.1145\/2764967.2764970","type":"proceedings-article","created":{"date-parts":[[2015,7,6]],"date-time":"2015-07-06T14:04:29Z","timestamp":1436191469000},"page":"28-37","update-policy":"https:\/\/doi.org\/10.1145\/crossmark-policy","source":"Crossref","is-referenced-by-count":1,"title":["Utilization Improvement by Enforcing Mutual Exclusive Task Execution in Modal Stream Processing Applications"],"prefix":"10.1145","author":[{"given":"Guus","family":"Kuiper","sequence":"first","affiliation":[{"name":"University of Twente"}]},{"given":"Stefan J.","family":"Geuns","sequence":"additional","affiliation":[{"name":"University of Twente"}]},{"given":"Marco J. G.","family":"Bekooij","sequence":"additional","affiliation":[{"name":"NXP Semiconductors \/ University of Twente"}]}],"member":"320","published-online":{"date-parts":[[2015,6]]},"reference":[{"key":"e_1_3_2_1_1_1","volume-title":"Circular buffers with multiple overlapping windows for cyclic task graphs. Int'l Conf. on High-Performance Embedded Architectures and Compilers (HiPEAC)","author":"Bijlsma T.","year":"2011","unstructured":"T. Bijlsma , M. Bekooij , and G. Smit . Circular buffers with multiple overlapping windows for cyclic task graphs. Int'l Conf. on High-Performance Embedded Architectures and Compilers (HiPEAC) , 2011 . T. Bijlsma, M. Bekooij, and G. Smit. Circular buffers with multiple overlapping windows for cyclic task graphs. Int'l Conf. on High-Performance Embedded Architectures and Compilers (HiPEAC), 2011."},{"key":"e_1_3_2_1_2_1","volume-title":"ACM","author":"Bijlsma T.","year":"2008","unstructured":"T. Bijlsma Communication between nested loop programs via circular buffers in an embedded multiprocessor system. In Int'l Workshop on Software and Compilers for Embedded Systems (SCOPES) . ACM , 2008 . T. Bijlsma et al. Communication between nested loop programs via circular buffers in an embedded multiprocessor system. In Int'l Workshop on Software and Compilers for Embedded Systems (SCOPES). ACM, 2008."},{"doi-asserted-by":"publisher","key":"e_1_3_2_1_3_1","DOI":"10.1109\/78.485935"},{"key":"e_1_3_2_1_4_1","volume-title":"Morgan Kaufmann","author":"Culler D.","year":"1999","unstructured":"D. Culler , H. Singh , and A. Gupta . Parallel Computer Architecture: a hardware\/software approach . Morgan Kaufmann , 1999 . D. Culler, H. Singh, and A. Gupta. Parallel Computer Architecture: a hardware\/software approach. Morgan Kaufmann, 1999."},{"doi-asserted-by":"publisher","key":"e_1_3_2_1_5_1","DOI":"10.1145\/1878961.1878985"},{"doi-asserted-by":"publisher","key":"e_1_3_2_1_6_1","DOI":"10.1145\/2491899.2465561"},{"doi-asserted-by":"publisher","key":"e_1_3_2_1_7_1","DOI":"10.1145\/2609248.2609252"},{"doi-asserted-by":"publisher","key":"e_1_3_2_1_8_1","DOI":"10.1007\/s11241-009-9066-9"},{"doi-asserted-by":"publisher","key":"e_1_3_2_1_9_1","DOI":"10.1109\/RTAS.2013.6531085"},{"doi-asserted-by":"publisher","key":"e_1_3_2_1_10_1","DOI":"10.1145\/62546.62593"},{"doi-asserted-by":"publisher","key":"e_1_3_2_1_11_1","DOI":"10.1145\/361082.361093"},{"doi-asserted-by":"publisher","key":"e_1_3_2_1_12_1","DOI":"10.1109\/TC.1979.1675439"},{"doi-asserted-by":"publisher","key":"e_1_3_2_1_13_1","DOI":"10.1109\/5.381846"},{"doi-asserted-by":"publisher","key":"e_1_3_2_1_14_1","DOI":"10.1023\/A:1019782306621"},{"doi-asserted-by":"publisher","key":"e_1_3_2_1_15_1","DOI":"10.1023\/B:TIME.0000016129.97430.c6"},{"doi-asserted-by":"publisher","key":"e_1_3_2_1_16_1","DOI":"10.1007\/BF00365439"},{"key":"e_1_3_2_1_17_1","volume-title":"Int'l Conf. on Formal Methods and Models for Codesign (MEMOCODE)","author":"Siyoum F.","year":"2013","unstructured":"F. Siyoum Automated extraction of scenario sequences from disciplined dataflow networks . In Int'l Conf. on Formal Methods and Models for Codesign (MEMOCODE) , 2013 . F. Siyoum et al. Automated extraction of scenario sequences from disciplined dataflow networks. In Int'l Conf. on Formal Methods and Models for Codesign (MEMOCODE), 2013."},{"doi-asserted-by":"publisher","key":"e_1_3_2_1_18_1","DOI":"10.1109\/DSD.2009.148"},{"doi-asserted-by":"publisher","key":"e_1_3_2_1_19_1","DOI":"10.1145\/1879021.1879057"},{"doi-asserted-by":"publisher","key":"e_1_3_2_1_20_1","DOI":"10.1145\/55364.55425"},{"key":"e_1_3_2_1_21_1","volume-title":"IEEE","author":"Theelen B.","year":"2006","unstructured":"B. Theelen A scenario-aware data flow model for combined long-run average and worst-case performance analysis. In Int'l Conf. on Formal Methods and Models for Codesign (MEMOCODE) . IEEE , 2006 . B. Theelen et al. A scenario-aware data flow model for combined long-run average and worst-case performance analysis. In Int'l Conf. on Formal Methods and Models for Codesign (MEMOCODE). IEEE, 2006."},{"doi-asserted-by":"publisher","key":"e_1_3_2_1_22_1","DOI":"10.1109\/REAL.1992.242672"},{"doi-asserted-by":"publisher","key":"e_1_3_2_1_23_1","DOI":"10.5555\/1302494.1302782"},{"doi-asserted-by":"publisher","key":"e_1_3_2_1_24_1","DOI":"10.1145\/1269843.1269846"},{"doi-asserted-by":"publisher","key":"e_1_3_2_1_25_1","DOI":"10.1145\/1629335.1629359"},{"doi-asserted-by":"publisher","key":"e_1_3_2_1_26_1","DOI":"10.1145\/1880050.1880053"}],"event":{"sponsor":["SIGBED ACM Special Interest Group on Embedded Systems","EDAA European Design Automation Association"],"acronym":"SCOPES '15","name":"SCOPES '15: 18th International Workshop on Software and Compilers for Embedded Systems","location":"Sankt Goar Germany"},"container-title":["Proceedings of the 18th International Workshop on Software and Compilers for Embedded Systems"],"original-title":[],"link":[{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/2764967.2764970","content-type":"unspecified","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/dl.acm.org\/doi\/pdf\/10.1145\/2764967.2764970","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,6,18]],"date-time":"2025-06-18T06:12:24Z","timestamp":1750227144000},"score":1,"resource":{"primary":{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/2764967.2764970"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2015,6]]},"references-count":26,"alternative-id":["10.1145\/2764967.2764970","10.1145\/2764967"],"URL":"https:\/\/doi.org\/10.1145\/2764967.2764970","relation":{},"subject":[],"published":{"date-parts":[[2015,6]]},"assertion":[{"value":"2015-06-01","order":2,"name":"published","label":"Published","group":{"name":"publication_history","label":"Publication History"}}]}}