{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,6,19]],"date-time":"2025-06-19T04:15:38Z","timestamp":1750306538621,"version":"3.41.0"},"publisher-location":"New York, NY, USA","reference-count":20,"publisher":"ACM","license":[{"start":{"date-parts":[[2012,7,4]],"date-time":"2012-07-04T00:00:00Z","timestamp":1341360000000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/www.acm.org\/publications\/policies\/copyright_policy#Background"}],"content-domain":{"domain":["dl.acm.org"],"crossmark-restriction":true},"short-container-title":[],"published-print":{"date-parts":[[2012,7,4]]},"DOI":"10.1145\/2765491.2765497","type":"proceedings-article","created":{"date-parts":[[2015,4,22]],"date-time":"2015-04-22T15:50:56Z","timestamp":1429717856000},"page":"22-29","update-policy":"https:\/\/doi.org\/10.1145\/crossmark-policy","source":"Crossref","is-referenced-by-count":0,"title":["Gate-level modeling for CMOS circuit simulation with ultimate FinFETs"],"prefix":"10.1145","author":[{"given":"Nicolas","family":"Chevillon","sequence":"first","affiliation":[{"name":"InESS \/ Universit\u00e9 de Strasbourg, Illkirch Cedex, France"}]},{"given":"Morgan","family":"Madec","sequence":"additional","affiliation":[{"name":"InESS \/ Universit\u00e9 de Strasbourg, Illkirch Cedex, France"}]},{"given":"Christophe","family":"Lallement","sequence":"additional","affiliation":[{"name":"InESS \/ Universit\u00e9 de Strasbourg, Illkirch Cedex, France"}]}],"member":"320","published-online":{"date-parts":[[2012,7,4]]},"reference":[{"key":"e_1_3_2_1_1_1","unstructured":"International Technology Roadmap for Semiconductor (ITRS) Tech. Rep. 2011. {Online}. Available: http:\/public.itrs.net\/  International Technology Roadmap for Semiconductor (ITRS) Tech. Rep. 2011. {Online}. Available: http:\/public.itrs.net\/"},{"key":"e_1_3_2_1_2_1","doi-asserted-by":"publisher","DOI":"10.1109\/EDL.1987.26677"},{"key":"e_1_3_2_1_3_1","doi-asserted-by":"publisher","DOI":"10.1109\/TED.2003.818594"},{"key":"e_1_3_2_1_4_1","first-page":"763","volume-title":"IEEE Int. Electron Devices Meeting (IEDM'04)","author":"Trivedi V.","year":"2004","unstructured":"V. Trivedi , J. Fossum , and F. Gamiz , \" A compact QM-based mobility model for nanoscale ultra-thin-body CMOS devices,\" in Proc . IEEE Int. Electron Devices Meeting (IEDM'04) , dec. 2004 , pp. 763 -- 766 . V. Trivedi, J. Fossum, and F. Gamiz, \"A compact QM-based mobility model for nanoscale ultra-thin-body CMOS devices,\" in Proc. IEEE Int. Electron Devices Meeting (IEDM'04), dec. 2004, pp. 763--766."},{"key":"e_1_3_2_1_5_1","first-page":"111","volume-title":"IEEE Int. SOI Conference, sep.","author":"Xiong W.","year":"2003","unstructured":"W. Xiong , J. Park , and J. Colinge , \" Corner effect in multiple-gate SOI MOSFETs,\" in Proc . IEEE Int. SOI Conference, sep. 2003 , pp. 111 -- 113 . W. Xiong, J. Park, and J. Colinge, \"Corner effect in multiple-gate SOI MOSFETs,\" in Proc. IEEE Int. SOI Conference, sep. 2003, pp. 111--113."},{"key":"e_1_3_2_1_6_1","first-page":"2004","volume-title":"34th European Solid-State Device Research conference (ESSDERC'04)","author":"Stadele M.","unstructured":"M. Stadele , R. Luyken , M. Roosz , M. Specht , W. Rosner , L. Dreeskornfeld , J. Hartwich , F. Hofmann , J. Kretz , E. Landgraf , and L. Risch , \" A comprehensive study of corner effects in tri-gate transistors,\" in Proc . 34th European Solid-State Device Research conference (ESSDERC'04) , sep. 2004 , pp. 165--168. M. Stadele, R. Luyken, M. Roosz, M. Specht, W. Rosner, L. Dreeskornfeld, J. Hartwich, F. Hofmann, J. Kretz, E. Landgraf, and L. Risch, \"A comprehensive study of corner effects in tri-gate transistors,\" in Proc. 34th European Solid-State Device Research conference (ESSDERC'04), sep. 2004, pp. 165--168."},{"key":"e_1_3_2_1_7_1","first-page":"2003","volume-title":"33th European Solid-State Device Research conference (ESSDERC'03)","author":"Burenkov A.","unstructured":"A. Burenkov and J. Lorenz , \" Corner effect in double and triple gate FinFETs,\" in Proc . 33th European Solid-State Device Research conference (ESSDERC'03) , sep. 2003 , pp. 135--138. A. Burenkov and J. Lorenz, \"Corner effect in double and triple gate FinFETs,\" in Proc. 33th European Solid-State Device Research conference (ESSDERC'03), sep. 2003, pp. 135--138."},{"key":"e_1_3_2_1_8_1","doi-asserted-by":"publisher","DOI":"10.1016\/j.sse.2011.03.003"},{"key":"e_1_3_2_1_9_1","unstructured":"Atlas User's Manual SILVACO International 2010. Atlas User's Manual SILVACO International 2010."},{"key":"e_1_3_2_1_10_1","doi-asserted-by":"publisher","DOI":"10.1109\/TED.2011.2171347"},{"key":"e_1_3_2_1_11_1","doi-asserted-by":"publisher","DOI":"10.1016\/j.sse.2003.12.030"},{"key":"e_1_3_2_1_12_1","unstructured":"BSIM-CMG 106.0.0 http:\/\/www-device.eecs.berkeley.edu\/bsim\/. BSIM-CMG 106.0.0 http:\/\/www-device.eecs.berkeley.edu\/bsim\/."},{"key":"e_1_3_2_1_13_1","doi-asserted-by":"publisher","DOI":"10.1109\/TNANO.2011.2169807"},{"key":"e_1_3_2_1_14_1","volume-title":"Fundamentals of Digital Logic With Verilog Design","author":"Brown S. A.","year":"2007","unstructured":"S. A. Brown and Z. G. Vranesic , Fundamentals of Digital Logic With Verilog Design , McGraw Hill Higher Education , Ed ., 2007 . S. A. Brown and Z. G. Vranesic, Fundamentals of Digital Logic With Verilog Design, McGraw Hill Higher Education, Ed., 2007."},{"key":"e_1_3_2_1_15_1","volume-title":"The Designer's Guide to VHDL","author":"Ashenden P.","year":"2008","unstructured":"P. Ashenden , The Designer's Guide to VHDL , Morgan Kaufmann Publishers In , Ed ., 2008 . P. Ashenden, The Designer's Guide to VHDL, Morgan Kaufmann Publishers In, Ed., 2008."},{"key":"e_1_3_2_1_16_1","doi-asserted-by":"publisher","DOI":"10.1016\/j.sse.2004.11.013"},{"key":"e_1_3_2_1_17_1","doi-asserted-by":"publisher","DOI":"10.1002\/jnm.v19:3"},{"key":"e_1_3_2_1_18_1","doi-asserted-by":"publisher","DOI":"10.1109\/TED.2008.921980"},{"key":"e_1_3_2_1_19_1","doi-asserted-by":"publisher","DOI":"10.1109\/TED.2006.872093"},{"key":"e_1_3_2_1_20_1","doi-asserted-by":"publisher","DOI":"10.1002\/pssc.200780124"}],"event":{"name":"NANOARCH '12: IEEE\/ACM International Symposium on Nanoscale Architectures","sponsor":["ACM Association for Computing Machinery","SIGDA ACM Special Interest Group on Design Automation","IEEE CS"],"location":"Amsterdam The Netherlands","acronym":"NANOARCH '12"},"container-title":["Proceedings of the 2012 IEEE\/ACM International Symposium on Nanoscale Architectures"],"original-title":[],"link":[{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/2765491.2765497","content-type":"unspecified","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/dl.acm.org\/doi\/pdf\/10.1145\/2765491.2765497","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,6,18]],"date-time":"2025-06-18T06:12:24Z","timestamp":1750227144000},"score":1,"resource":{"primary":{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/2765491.2765497"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2012,7,4]]},"references-count":20,"alternative-id":["10.1145\/2765491.2765497","10.1145\/2765491"],"URL":"https:\/\/doi.org\/10.1145\/2765491.2765497","relation":{},"subject":[],"published":{"date-parts":[[2012,7,4]]},"assertion":[{"value":"2012-07-04","order":2,"name":"published","label":"Published","group":{"name":"publication_history","label":"Publication History"}}]}}