{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,10,4]],"date-time":"2025-10-04T08:15:54Z","timestamp":1759565754222,"version":"3.41.0"},"publisher-location":"New York, NY, USA","reference-count":13,"publisher":"ACM","license":[{"start":{"date-parts":[[2012,7,4]],"date-time":"2012-07-04T00:00:00Z","timestamp":1341360000000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/www.acm.org\/publications\/policies\/copyright_policy#Background"}],"funder":[{"name":"French National Research Agency"}],"content-domain":{"domain":["dl.acm.org"],"crossmark-restriction":true},"short-container-title":[],"published-print":{"date-parts":[[2012,7,4]]},"DOI":"10.1145\/2765491.2765504","type":"proceedings-article","created":{"date-parts":[[2015,4,22]],"date-time":"2015-04-22T15:50:56Z","timestamp":1429717856000},"page":"61-68","update-policy":"https:\/\/doi.org\/10.1145\/crossmark-policy","source":"Crossref","is-referenced-by-count":7,"title":["Ambipolar independent double gate FET logic"],"prefix":"10.1145","author":[{"given":"Ian","family":"O'Connor","sequence":"first","affiliation":[{"name":"Lyon Institute of Nanotechnology - Ecole Centrale de Lyon, Ecully, France"}]},{"given":"Kotb","family":"Jabeur","sequence":"additional","affiliation":[{"name":"Lyon Institute of Nanotechnology - Ecole Centrale de Lyon, Ecully, France"}]},{"given":"S\u00e9bastien","family":"Le Beux","sequence":"additional","affiliation":[{"name":"Lyon Institute of Nanotechnology - Ecole Centrale de Lyon, Ecully, France"}]},{"given":"David","family":"Navarro","sequence":"additional","affiliation":[{"name":"Lyon Institute of Nanotechnology - Ecole Centrale de Lyon, Ecully, France"}]}],"member":"320","published-online":{"date-parts":[[2012,7,4]]},"reference":[{"key":"e_1_3_2_1_1_1","doi-asserted-by":"publisher","DOI":"10.1049\/el:20072329"},{"key":"e_1_3_2_1_2_1","doi-asserted-by":"publisher","DOI":"10.1504\/IJNT.2010.031725"},{"key":"e_1_3_2_1_3_1","doi-asserted-by":"publisher","DOI":"10.1149\/1.3567706"},{"key":"e_1_3_2_1_4_1","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2007.907835"},{"key":"e_1_3_2_1_6_1","doi-asserted-by":"publisher","DOI":"10.1021\/nl803496s"},{"key":"e_1_3_2_1_7_1","doi-asserted-by":"publisher","DOI":"10.1021\/nl049222b"},{"key":"e_1_3_2_1_8_1","doi-asserted-by":"crossref","DOI":"10.1007\/978-1-4614-3058-2","volume-title":"Disruptive Logic Architectures and Technologies: From Device to System Level","author":"Gaillardon I.","year":"2012","unstructured":"P.-E. Gaillardon , I. O'Connor , F. Clermidy , Disruptive Logic Architectures and Technologies: From Device to System Level , Springer , 2012 P.-E. Gaillardon, I. O'Connor, F. Clermidy, Disruptive Logic Architectures and Technologies: From Device to System Level, Springer, 2012"},{"key":"e_1_3_2_1_9_1","first-page":"343","article-title":"Circuit-compatible modeling of carbon nanotube FETs in the ballistic limit of performance","volume":"2","author":"Raychowdhury A.","year":"2003","unstructured":"Raychowdhury , A. , 2003 . Circuit-compatible modeling of carbon nanotube FETs in the ballistic limit of performance . Proc. IEEE-NANO. 2 , 343 -- 346 . Raychowdhury, A., et al. 2003. Circuit-compatible modeling of carbon nanotube FETs in the ballistic limit of performance. Proc. IEEE-NANO. 2, 343--346.","journal-title":"Proc. IEEE-NANO."},{"key":"e_1_3_2_1_10_1","doi-asserted-by":"publisher","DOI":"10.1142\/S1793292008000952"},{"key":"e_1_3_2_1_11_1","doi-asserted-by":"publisher","DOI":"10.1109\/TED.2010.2082548"},{"key":"e_1_3_2_1_12_1","doi-asserted-by":"publisher","DOI":"10.1109\/TNANO.2005.851427"},{"key":"e_1_3_2_1_13_1","doi-asserted-by":"publisher","DOI":"10.1021\/nl035185x"},{"key":"e_1_3_2_1_14_1","unstructured":"http:\/\/ptm.asu.edu\/modelcard\/LP\/16nm_LP.pm  http:\/\/ptm.asu.edu\/modelcard\/LP\/16nm_LP.pm"}],"event":{"name":"NANOARCH '12: IEEE\/ACM International Symposium on Nanoscale Architectures","sponsor":["ACM Association for Computing Machinery","SIGDA ACM Special Interest Group on Design Automation","IEEE CS"],"location":"Amsterdam The Netherlands","acronym":"NANOARCH '12"},"container-title":["Proceedings of the 2012 IEEE\/ACM International Symposium on Nanoscale Architectures"],"original-title":[],"link":[{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/2765491.2765504","content-type":"unspecified","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/dl.acm.org\/doi\/pdf\/10.1145\/2765491.2765504","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,6,18]],"date-time":"2025-06-18T06:12:24Z","timestamp":1750227144000},"score":1,"resource":{"primary":{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/2765491.2765504"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2012,7,4]]},"references-count":13,"alternative-id":["10.1145\/2765491.2765504","10.1145\/2765491"],"URL":"https:\/\/doi.org\/10.1145\/2765491.2765504","relation":{},"subject":[],"published":{"date-parts":[[2012,7,4]]},"assertion":[{"value":"2012-07-04","order":2,"name":"published","label":"Published","group":{"name":"publication_history","label":"Publication History"}}]}}