{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,6,19]],"date-time":"2025-06-19T04:15:38Z","timestamp":1750306538989,"version":"3.41.0"},"publisher-location":"New York, NY, USA","reference-count":16,"publisher":"ACM","license":[{"start":{"date-parts":[[2012,7,4]],"date-time":"2012-07-04T00:00:00Z","timestamp":1341360000000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/www.acm.org\/publications\/policies\/copyright_policy#Background"}],"content-domain":{"domain":["dl.acm.org"],"crossmark-restriction":true},"short-container-title":[],"published-print":{"date-parts":[[2012,7,4]]},"DOI":"10.1145\/2765491.2765515","type":"proceedings-article","created":{"date-parts":[[2015,4,22]],"date-time":"2015-04-22T15:50:56Z","timestamp":1429717856000},"page":"131-138","update-policy":"https:\/\/doi.org\/10.1145\/crossmark-policy","source":"Crossref","is-referenced-by-count":7,"title":["Design and reliability analysis of multiple valued logic gates using carbon nanotube FETs"],"prefix":"10.1145","author":[{"given":"Jinghang","family":"Liang","sequence":"first","affiliation":[{"name":"University of Alberta, Edmonton, AB, Canada"}]},{"given":"Jie","family":"Han","sequence":"additional","affiliation":[{"name":"University of Alberta, Edmonton, AB, Canada"}]},{"given":"Linbin","family":"Chen","sequence":"additional","affiliation":[{"name":"Northeastern University, Boston, MA"}]},{"given":"Fabrizio","family":"Lombardi","sequence":"additional","affiliation":[{"name":"Northeastern University, Boston, MA"}]}],"member":"320","published-online":{"date-parts":[[2012,7,4]]},"reference":[{"key":"e_1_3_2_1_1_1","volume-title":"IEE Proceedings","author":"Prosser X. W.","year":"1990","unstructured":"Wu, X. W. , Prosser , F. P. \"CMOS ternary logic circuits,\" Circuits, Devices and Systems , IEE Proceedings , Feb 1990 , Volume : 137 Issue: 1, pp: 21--27. Wu, X. W., Prosser, F. P. \"CMOS ternary logic circuits,\" Circuits, Devices and Systems, IEE Proceedings, Feb 1990, Volume: 137 Issue: 1, pp: 21--27."},{"doi-asserted-by":"publisher","key":"e_1_3_2_1_2_1","DOI":"10.1109\/TNANO.2004.842068"},{"doi-asserted-by":"publisher","key":"e_1_3_2_1_3_1","DOI":"10.1109\/TNANO.2009.2036845"},{"doi-asserted-by":"publisher","key":"e_1_3_2_1_4_1","DOI":"10.1145\/1297666.1297674"},{"doi-asserted-by":"publisher","key":"e_1_3_2_1_5_1","DOI":"10.1016\/j.microrel.2010.07.154"},{"doi-asserted-by":"publisher","key":"e_1_3_2_1_6_1","DOI":"10.1109\/TVLSI.2008.2003167"},{"doi-asserted-by":"publisher","key":"e_1_3_2_1_7_1","DOI":"10.1145\/1785481.1785497"},{"unstructured":"H. Chen J. Liang J. Han and F. Lombardi \"A Stochastic Computational Approach for Accurate and Efficient Reliability Evaluation \" Internal report the University of Alberta.  H. Chen J. Liang J. Han and F. Lombardi \"A Stochastic Computational Approach for Accurate and Efficient Reliability Evaluation \" Internal report the University of Alberta.","key":"e_1_3_2_1_8_1"},{"doi-asserted-by":"publisher","key":"e_1_3_2_1_9_1","DOI":"10.1109\/TR.2011.2161032"},{"doi-asserted-by":"publisher","key":"e_1_3_2_1_10_1","DOI":"10.1109\/TCAD.2011.2176123"},{"doi-asserted-by":"publisher","key":"e_1_3_2_1_11_1","DOI":"10.1109\/DFT.2011.23"},{"unstructured":"International Technology Roadmap for Semiconductors 2011 Edition.  International Technology Roadmap for Semiconductors 2011 Edition.","key":"e_1_3_2_1_12_1"},{"doi-asserted-by":"publisher","key":"e_1_3_2_1_13_1","DOI":"10.1038\/29954"},{"doi-asserted-by":"publisher","key":"e_1_3_2_1_14_1","DOI":"10.1126\/science.1133781"},{"doi-asserted-by":"publisher","key":"e_1_3_2_1_15_1","DOI":"10.1109\/TED.2010.2053207"},{"doi-asserted-by":"publisher","key":"e_1_3_2_1_16_1","DOI":"10.1109\/TED.2010.2092780"}],"event":{"sponsor":["ACM Association for Computing Machinery","SIGDA ACM Special Interest Group on Design Automation","IEEE CS"],"acronym":"NANOARCH '12","name":"NANOARCH '12: IEEE\/ACM International Symposium on Nanoscale Architectures","location":"Amsterdam The Netherlands"},"container-title":["Proceedings of the 2012 IEEE\/ACM International Symposium on Nanoscale Architectures"],"original-title":[],"link":[{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/2765491.2765515","content-type":"unspecified","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/dl.acm.org\/doi\/pdf\/10.1145\/2765491.2765515","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,6,18]],"date-time":"2025-06-18T06:12:24Z","timestamp":1750227144000},"score":1,"resource":{"primary":{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/2765491.2765515"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2012,7,4]]},"references-count":16,"alternative-id":["10.1145\/2765491.2765515","10.1145\/2765491"],"URL":"https:\/\/doi.org\/10.1145\/2765491.2765515","relation":{},"subject":[],"published":{"date-parts":[[2012,7,4]]},"assertion":[{"value":"2012-07-04","order":2,"name":"published","label":"Published","group":{"name":"publication_history","label":"Publication History"}}]}}