{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,6,18]],"date-time":"2025-06-18T06:40:11Z","timestamp":1750228811885,"version":"3.41.0"},"publisher-location":"New York, NY, USA","reference-count":22,"publisher":"ACM","license":[{"start":{"date-parts":[[2015,6,14]],"date-time":"2015-06-14T00:00:00Z","timestamp":1434240000000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/www.acm.org\/publications\/policies\/copyright_policy#Background"}],"funder":[{"DOI":"10.13039\/100000180","name":"U.S. Department of Homeland Security","doi-asserted-by":"publisher","award":["FA8750-12-2-0295"],"award-info":[{"award-number":["FA8750-12-2-0295"]}],"id":[{"id":"10.13039\/100000180","id-type":"DOI","asserted-by":"publisher"}]},{"DOI":"10.13039\/100000001","name":"National Science Foundation","doi-asserted-by":"publisher","award":["CNS-1218817"],"award-info":[{"award-number":["CNS-1218817"]}],"id":[{"id":"10.13039\/100000001","id-type":"DOI","asserted-by":"publisher"}]}],"content-domain":{"domain":["dl.acm.org"],"crossmark-restriction":true},"short-container-title":[],"published-print":{"date-parts":[[2015,6,14]]},"DOI":"10.1145\/2768566.2768570","type":"proceedings-article","created":{"date-parts":[[2015,6,2]],"date-time":"2015-06-02T05:35:02Z","timestamp":1433223302000},"page":"1-8","update-policy":"https:\/\/doi.org\/10.1145\/crossmark-policy","source":"Crossref","is-referenced-by-count":9,"title":["Can randomized mapping secure instruction caches from side-channel attacks?"],"prefix":"10.1145","author":[{"given":"Fangfei","family":"Liu","sequence":"first","affiliation":[{"name":"Princeton University, Princeton, NJ"}]},{"given":"Hao","family":"Wu","sequence":"additional","affiliation":[{"name":"Princeton University, Princeton, NJ"}]},{"given":"Ruby B.","family":"Lee","sequence":"additional","affiliation":[{"name":"Princeton University, Princeton, NJ"}]}],"member":"320","published-online":{"date-parts":[[2015,6,14]]},"reference":[{"key":"e_1_3_2_1_1_1","unstructured":"Apache. http:\/\/www.apache.org\/.  Apache. http:\/\/www.apache.org\/."},{"key":"e_1_3_2_1_2_1","unstructured":"ffserver. https:\/\/www.ffmpeg.org\/ffserver.html.  ffserver. https:\/\/www.ffmpeg.org\/ffserver.html."},{"key":"e_1_3_2_1_3_1","unstructured":"libgcrypt. http:\/\/www.gnu.org\/software\/libgcrypt\/.  libgcrypt. http:\/\/www.gnu.org\/software\/libgcrypt\/."},{"key":"e_1_3_2_1_4_1","unstructured":"libsvm. http:\/\/www.csie.ntu.edu.tw\/ cjlin\/libsvm\/.  libsvm. http:\/\/www.csie.ntu.edu.tw\/ cjlin\/libsvm\/."},{"key":"e_1_3_2_1_5_1","unstructured":"openRTSP. http:\/\/www.live555.com\/openRTSP\/.  openRTSP. http:\/\/www.live555.com\/openRTSP\/."},{"volume-title":"CPU 2006","year":"2006","author":"SPEC","key":"e_1_3_2_1_6_1"},{"key":"e_1_3_2_1_7_1","unstructured":"The gem5 Simulator System. http:\/\/www.gem5.org.  The gem5 Simulator System. http:\/\/www.gem5.org."},{"key":"e_1_3_2_1_8_1","unstructured":"tomcat. http:\/\/tomcat.apache.org\/.  tomcat. http:\/\/tomcat.apache.org\/."},{"key":"e_1_3_2_1_9_1","doi-asserted-by":"publisher","DOI":"10.1145\/1314466.1314469"},{"key":"e_1_3_2_1_10_1","doi-asserted-by":"publisher","DOI":"10.5555\/1881511.1881522"},{"volume-title":"Cache-timing Attacks on AES. Technical report","year":"2005","author":"Bernstein D. J.","key":"e_1_3_2_1_11_1"},{"key":"e_1_3_2_1_12_1","doi-asserted-by":"publisher","DOI":"10.1007\/11894063_16"},{"key":"e_1_3_2_1_13_1","doi-asserted-by":"publisher","DOI":"10.1145\/130385.130401"},{"key":"e_1_3_2_1_14_1","doi-asserted-by":"publisher","DOI":"10.1023\/A:1022627411411"},{"key":"e_1_3_2_1_15_1","doi-asserted-by":"publisher","DOI":"10.1109\/SP.2011.22"},{"key":"e_1_3_2_1_16_1","doi-asserted-by":"publisher","DOI":"10.1007\/11605805_1"},{"volume-title":"Theoretical Use of Cache Memory as a Cryptanalytic Side-Channel. IACR Cryptology ePrint Archive, page 169","year":"2002","author":"Page D.","key":"e_1_3_2_1_17_1"},{"volume-title":"Proc. of BSDCan","year":"2005","author":"Percival C.","key":"e_1_3_2_1_18_1"},{"key":"e_1_3_2_1_19_1","doi-asserted-by":"publisher","DOI":"10.1145\/1250662.1250723"},{"key":"e_1_3_2_1_20_1","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.2008.4771781"},{"key":"e_1_3_2_1_22_1","doi-asserted-by":"publisher","DOI":"10.1145\/2382196.2382230"},{"key":"e_1_3_2_1_23_1","doi-asserted-by":"publisher","DOI":"10.1145\/2508859.2516741"}],"event":{"name":"ISCA '15: The 42nd Annual International Symposium on Computer Architecture","sponsor":["SIGARCH ACM Special Interest Group on Computer Architecture"],"location":"Portland Oregon","acronym":"ISCA '15"},"container-title":["Proceedings of the Fourth Workshop on Hardware and Architectural Support for Security and Privacy"],"original-title":[],"link":[{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/2768566.2768570","content-type":"unspecified","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/dl.acm.org\/doi\/pdf\/10.1145\/2768566.2768570","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,6,18]],"date-time":"2025-06-18T06:12:28Z","timestamp":1750227148000},"score":1,"resource":{"primary":{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/2768566.2768570"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2015,6,14]]},"references-count":22,"alternative-id":["10.1145\/2768566.2768570","10.1145\/2768566"],"URL":"https:\/\/doi.org\/10.1145\/2768566.2768570","relation":{},"subject":[],"published":{"date-parts":[[2015,6,14]]},"assertion":[{"value":"2015-06-14","order":2,"name":"published","label":"Published","group":{"name":"publication_history","label":"Publication History"}}]}}