{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,6,19]],"date-time":"2025-06-19T04:13:27Z","timestamp":1750306407301,"version":"3.41.0"},"publisher-location":"New York, NY, USA","reference-count":44,"publisher":"ACM","license":[{"start":{"date-parts":[[2015,6,10]],"date-time":"2015-06-10T00:00:00Z","timestamp":1433894400000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/www.acm.org\/publications\/policies\/copyright_policy#Background"}],"funder":[{"DOI":"10.13039\/100006602","name":"Air Force Research Laboratory","doi-asserted-by":"publisher","award":["FA8750-11-2-0065"],"award-info":[{"award-number":["FA8750-11-2-0065"]}],"id":[{"id":"10.13039\/100006602","id-type":"DOI","asserted-by":"publisher"}]}],"content-domain":{"domain":["dl.acm.org"],"crossmark-restriction":true},"short-container-title":[],"published-print":{"date-parts":[[2015,6,10]]},"DOI":"10.1145\/2769458.2769463","type":"proceedings-article","created":{"date-parts":[[2015,6,17]],"date-time":"2015-06-17T15:39:45Z","timestamp":1434555585000},"page":"87-96","update-policy":"https:\/\/doi.org\/10.1145\/crossmark-policy","source":"Crossref","is-referenced-by-count":2,"title":["Improving Accuracy and Performance Through Automatic Model Generation for Gate-Level Circuit PDES with Reverse Computation"],"prefix":"10.1145","author":[{"given":"Elsa J.","family":"Gonsiorowski","sequence":"first","affiliation":[{"name":"Rensselaer Polytechnic Institute, Troy, NY, USA"}]},{"given":"Justin M.","family":"LaPre","sequence":"additional","affiliation":[{"name":"Rensselaer Polytechnic Institute, Troy, NY, USA"}]},{"given":"Christopher D.","family":"Carothers","sequence":"additional","affiliation":[{"name":"Rensselaer Polytechnic Institute, Troy, NY, USA"}]}],"member":"320","published-online":{"date-parts":[[2015,6,10]]},"reference":[{"key":"e_1_3_2_1_1_1","doi-asserted-by":"publisher","DOI":"10.5555\/317825.317917"},{"key":"e_1_3_2_1_2_1","doi-asserted-by":"publisher","DOI":"10.1145\/214282.214317"},{"key":"e_1_3_2_1_3_1","doi-asserted-by":"publisher","DOI":"10.1145\/214283.214336"},{"key":"e_1_3_2_1_4_1","doi-asserted-by":"publisher","DOI":"10.5555\/193201.194893"},{"key":"e_1_3_2_1_5_1","doi-asserted-by":"publisher","DOI":"10.1145\/185403.185424"},{"key":"e_1_3_2_1_6_1","doi-asserted-by":"publisher","DOI":"10.1145\/2486092.2486134"},{"key":"e_1_3_2_1_7_1","doi-asserted-by":"publisher","DOI":"10.1109\/PADS.2009.21"},{"key":"e_1_3_2_1_8_1","unstructured":"D. Beazley. PLY: Python Lex-Yacc. http:\/\/www.dabeaz.com\/ply\/index.html 2000-2011. Last access 11 April 2015.  D. Beazley. PLY: Python Lex-Yacc. http:\/\/www.dabeaz.com\/ply\/index.html 2000-2011. Last access 11 April 2015."},{"key":"e_1_3_2_1_9_1","doi-asserted-by":"publisher","DOI":"10.1145\/127601.127669"},{"key":"e_1_3_2_1_10_1","doi-asserted-by":"publisher","DOI":"10.5555\/336146.336157"},{"key":"e_1_3_2_1_11_1","doi-asserted-by":"publisher","DOI":"10.5555\/2433508.2433588"},{"key":"e_1_3_2_1_12_1","doi-asserted-by":"publisher","DOI":"10.5555\/301429.301467"},{"key":"e_1_3_2_1_13_1","doi-asserted-by":"publisher","DOI":"10.1145\/217474.217520"},{"key":"e_1_3_2_1_14_1","doi-asserted-by":"publisher","DOI":"10.1145\/268823.268900"},{"key":"e_1_3_2_1_15_1","volume-title":"Feb. 7","author":"Cismas S. C.","year":"2006","unstructured":"S. C. Cismas , K. J. Monsen , and H. K. So . Automatic Code Generation for Integrated Circuit Design , Feb. 7 2006 . US Patent 6,996,799. S. C. Cismas, K. J. Monsen, and H. K. So. Automatic Code Generation for Integrated Circuit Design, Feb. 7 2006. US Patent 6,996,799."},{"key":"e_1_3_2_1_16_1","doi-asserted-by":"publisher","DOI":"10.1145\/182478.182582"},{"key":"e_1_3_2_1_17_1","volume-title":"Parallel and Distributed Simulation Systems","author":"Fujimoto R. M.","year":"1999","unstructured":"R. M. Fujimoto . Parallel and Distributed Simulation Systems . John Wiley & Sons, Inc. , New York, NY, USA , 1 st edition, 1999 . R. M. Fujimoto. Parallel and Distributed Simulation Systems. John Wiley & Sons, Inc., New York, NY, USA, 1st edition, 1999.","edition":"1"},{"key":"e_1_3_2_1_18_1","doi-asserted-by":"publisher","DOI":"10.1147\/rd.492.0195"},{"key":"e_1_3_2_1_19_1","doi-asserted-by":"publisher","DOI":"10.1109\/MASCOTS.2012.24"},{"key":"e_1_3_2_1_20_1","doi-asserted-by":"publisher","DOI":"10.1109\/MM.2011.108"},{"key":"e_1_3_2_1_21_1","first-page":"284","volume-title":"Proceedings of the 20th European Modeling and Simulation Symposium, EMSS '08","author":"Holder A. O.","year":"2008","unstructured":"A. O. Holder and C. D. Carothers . Analysis of Time Warp on a 32,768 Processor IBM Blue Gene\/L Supercomputer . In Proceedings of the 20th European Modeling and Simulation Symposium, EMSS '08 , pages 284 -- 292 , Amantea, Italy , 17-19 Sept. 2008 . CAL-TEK SRL. A. O. Holder and C. D. Carothers. Analysis of Time Warp on a 32,768 Processor IBM Blue Gene\/L Supercomputer. In Proceedings of the 20th European Modeling and Simulation Symposium, EMSS '08, pages 284--292, Amantea, Italy, 17-19 Sept. 2008. CAL-TEK SRL."},{"key":"e_1_3_2_1_22_1","doi-asserted-by":"publisher","DOI":"10.1109\/MC.2011.385"},{"key":"e_1_3_2_1_23_1","volume-title":"IEEE Standard 1364-2005","author":"Verilog Hardware Description Language IEEE","year":"2001","unstructured":"IEEE Standard for Verilog Hardware Description Language . IEEE Standard 1364-2005 (Revision of IEEE Standard 1364- 2001 ). http:\/\/dx.doi.org\/10.1109\/IEEESTD.2006.99495, 2006. Last access 12 May 2015. 10.1109\/IEEESTD.2006.99495 IEEE Standard for Verilog Hardware Description Language. IEEE Standard 1364-2005 (Revision of IEEE Standard 1364-2001). http:\/\/dx.doi.org\/10.1109\/IEEESTD.2006.99495, 2006. Last access 12 May 2015."},{"key":"#cr-split#-e_1_3_2_1_24_1.1","unstructured":"IEEE Standard for Verilog Register Transfer Level Synthesis. IEEE Standard 1364.1-2002. http:\/\/dx.doi.org\/10.1109\/IEEESTD.2002.94220 2002. Last access 12 May 2015. 10.1109\/IEEESTD.2002.94220"},{"key":"#cr-split#-e_1_3_2_1_24_1.2","doi-asserted-by":"crossref","unstructured":"IEEE Standard for Verilog Register Transfer Level Synthesis. IEEE Standard 1364.1-2002. http:\/\/dx.doi.org\/10.1109\/IEEESTD.2002.94220 2002. Last access 12 May 2015.","DOI":"10.1109\/IEEESTD.2002.94220"},{"key":"e_1_3_2_1_25_1","doi-asserted-by":"publisher","DOI":"10.1145\/318242.318509"},{"key":"e_1_3_2_1_26_1","doi-asserted-by":"publisher","DOI":"10.1145\/3916.3988"},{"key":"e_1_3_2_1_27_1","doi-asserted-by":"publisher","DOI":"10.5555\/648020.745610"},{"key":"e_1_3_2_1_28_1","volume-title":"USA","author":"Levine J.","year":"1992","unstructured":"J. Levine , T. Mason , and D. Brown . Lex & Yacc. A Nutshell Handbook. O'Reilly & Associates, Sebastopol, CA , USA , 1992 . J. Levine, T. Mason, and D. Brown. Lex & Yacc. A Nutshell Handbook. O'Reilly & Associates, Sebastopol, CA, USA, 1992."},{"key":"e_1_3_2_1_29_1","doi-asserted-by":"publisher","DOI":"10.5555\/824475.825863"},{"key":"e_1_3_2_1_30_1","first-page":"06","author":"Liberty","year":"2009","unstructured":"Liberty , Version 2009 . 06 . IEEE-ISTO. http:\/\/www.opensourceliberty.org, September 2009. Last access 12 May 2015. Liberty, Version 2009.06. IEEE-ISTO. http:\/\/www.opensourceliberty.org, September 2009. Last access 12 May 2015.","journal-title":"Version"},{"key":"e_1_3_2_1_31_1","doi-asserted-by":"publisher","DOI":"10.1145\/102810.102813"},{"key":"e_1_3_2_1_32_1","doi-asserted-by":"publisher","DOI":"10.5555\/339492.340067"},{"key":"e_1_3_2_1_33_1","doi-asserted-by":"publisher","DOI":"10.1109\/ICPP.2009.9"},{"key":"e_1_3_2_1_34_1","doi-asserted-by":"publisher","DOI":"10.1109\/43.215006"},{"key":"e_1_3_2_1_35_1","doi-asserted-by":"publisher","DOI":"10.1145\/151261.151266"},{"key":"e_1_3_2_1_36_1","doi-asserted-by":"publisher","DOI":"10.1145\/235025.235031"},{"key":"e_1_3_2_1_37_1","volume-title":"Verilog HDL: A Guide to Digital Design and Synthesis","author":"Palnitkar S.","year":"2003","unstructured":"S. Palnitkar . Verilog HDL: A Guide to Digital Design and Synthesis . Prentice Hall Press , Upper Saddle River, NJ, USA, second edition, 2003 . S. Palnitkar. Verilog HDL: A Guide to Digital Design and Synthesis. Prentice Hall Press, Upper Saddle River, NJ, USA, second edition, 2003."},{"key":"e_1_3_2_1_38_1","volume-title":"Proceedings of the Fourth Workshop on Silicon Errors in Logic System Effects, SELSE '08","author":"Parulkar I.","year":"2008","unstructured":"I. Parulkar , A. Wood , S. Microsystems , and S. Mitra . OpenSPARC : An Open Platform for Hardware Reliability Experimentation . In Proceedings of the Fourth Workshop on Silicon Errors in Logic System Effects, SELSE '08 , Austin, TX, USA , 26-27 Mar. 2008 . IEEE Computer Society. I. Parulkar, A. Wood, S. Microsystems, and S. Mitra. OpenSPARC : An Open Platform for Hardware Reliability Experimentation. In Proceedings of the Fourth Workshop on Silicon Errors in Logic System Effects, SELSE '08, Austin, TX, USA, 26-27 Mar. 2008. IEEE Computer Society."},{"key":"e_1_3_2_1_39_1","volume-title":"The Practice of Model Development and Use","author":"Robinson S.","year":"2004","unstructured":"S. Robinson . Simulation : The Practice of Model Development and Use . John Wiley & Sons , Hoboken, NY, USA , 2004 . S. Robinson. Simulation: The Practice of Model Development and Use. John Wiley & Sons, Hoboken, NY, USA, 2004."},{"key":"e_1_3_2_1_40_1","doi-asserted-by":"publisher","DOI":"10.1145\/130611.130613"},{"key":"e_1_3_2_1_41_1","doi-asserted-by":"publisher","DOI":"10.5555\/865909"},{"key":"e_1_3_2_1_42_1","first-page":"9","volume-title":"Proceedings of the 37th conference on Winter Simulation, WSC '05","author":"Vieira G. E.","unstructured":"G. E. Vieira and O. C. J\u00fanior . A Conceptual Model for the Creation of Supply Chain Simulation Models . In Proceedings of the 37th conference on Winter Simulation, WSC '05 , pages 9 --pp, Orlando, FL, USA, 4-7 Dec. 2005. IEEE Computer Society. G. E. Vieira and O. C. J\u00fanior. A Conceptual Model for the Creation of Supply Chain Simulation Models. In Proceedings of the 37th conference on Winter Simulation, WSC '05, pages 9--pp, Orlando, FL, USA, 4-7 Dec. 2005. IEEE Computer Society."},{"key":"e_1_3_2_1_43_1","doi-asserted-by":"publisher","DOI":"10.1109\/PADS.2005.40"}],"event":{"name":"SIGSIM-PADS '15: SIGSIM Principles of Advanced Discrete Simulation","sponsor":["SIGSIM ACM Special Interest Group on Simulation and Modeling"],"location":"London United Kingdom","acronym":"SIGSIM-PADS '15"},"container-title":["Proceedings of the 3rd ACM SIGSIM Conference on Principles of Advanced Discrete Simulation"],"original-title":[],"link":[{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/2769458.2769463","content-type":"unspecified","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/dl.acm.org\/doi\/pdf\/10.1145\/2769458.2769463","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,6,18]],"date-time":"2025-06-18T05:07:37Z","timestamp":1750223257000},"score":1,"resource":{"primary":{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/2769458.2769463"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2015,6,10]]},"references-count":44,"alternative-id":["10.1145\/2769458.2769463","10.1145\/2769458"],"URL":"https:\/\/doi.org\/10.1145\/2769458.2769463","relation":{},"subject":[],"published":{"date-parts":[[2015,6,10]]},"assertion":[{"value":"2015-06-10","order":2,"name":"published","label":"Published","group":{"name":"publication_history","label":"Publication History"}}]}}