{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,6,19]],"date-time":"2025-06-19T04:14:10Z","timestamp":1750306450229,"version":"3.41.0"},"publisher-location":"New York, NY, USA","reference-count":30,"publisher":"ACM","license":[{"start":{"date-parts":[[2015,9,28]],"date-time":"2015-09-28T00:00:00Z","timestamp":1443398400000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/www.acm.org\/publications\/policies\/copyright_policy#Background"}],"content-domain":{"domain":["dl.acm.org"],"crossmark-restriction":true},"short-container-title":[],"published-print":{"date-parts":[[2015,9,28]]},"DOI":"10.1145\/2786572.2786581","type":"proceedings-article","created":{"date-parts":[[2015,8,26]],"date-time":"2015-08-26T16:48:13Z","timestamp":1440607693000},"page":"1-8","update-policy":"https:\/\/doi.org\/10.1145\/crossmark-policy","source":"Crossref","is-referenced-by-count":8,"title":["An Interconnection Architecture for Seamless Inter and Intra-Chip Communication Using Wireless Links"],"prefix":"10.1145","author":[{"given":"Md Shahriar","family":"Shamim","sequence":"first","affiliation":[{"name":"Dept. of Computer Engineering, Rochester Institute of Technology, Rochester, NY-14623, +16319658435"}]},{"given":"Jagan","family":"Muralidharan","sequence":"additional","affiliation":[{"name":"Dept. of Computer Engineering, Rochester Institute of Technology, Rochester, NY-14623, +15857333999"}]},{"given":"Amlan","family":"Ganguly","sequence":"additional","affiliation":[{"name":"Dept. of Computer Engineering, Rochester Institute of Technology, Rochester, NY-14623, +15094324028"}]}],"member":"320","published-online":{"date-parts":[[2015,9,28]]},"reference":[{"key":"e_1_3_2_1_1_1","doi-asserted-by":"publisher","DOI":"10.1109\/MCOM.2013.6658665"},{"issue":"4","key":"e_1_3_2_1_2_1","article-title":"A Scalable 5--15 Gbps, 14--75 mW Low-Power I\/O Transceiver in 65 nm CMOS. Solid-State Circuits","volume":"43","author":"Balamurugan G.","year":"2008","journal-title":"IEEE Journal of"},{"key":"e_1_3_2_1_3_1","doi-asserted-by":"publisher","DOI":"10.1109\/2.976921"},{"key":"e_1_3_2_1_4_1","doi-asserted-by":"publisher","DOI":"10.1109\/SOCC.2014.6948948"},{"key":"e_1_3_2_1_5_1","doi-asserted-by":"publisher","DOI":"10.1145\/2287696.2287706"},{"issue":"5","key":"e_1_3_2_1_6_1","first-page":"1003","article-title":"An energy-efficient ook transceiver for wireless sensor networks. Solid-State Circuits","volume":"42","author":"Daly D.","year":"2007","journal-title":"IEEE Journal of"},{"key":"e_1_3_2_1_7_1","doi-asserted-by":"publisher","DOI":"10.1109\/JETCAS.2012.2193835"},{"key":"e_1_3_2_1_8_1","doi-asserted-by":"publisher","DOI":"10.1109\/HOTI.2011.12"},{"volume-title":"Interconnection Networks-An Engineering Approach. Morgan Kaufmann","year":"2002","author":"Duato J.","key":"e_1_3_2_1_9_1"},{"key":"e_1_3_2_1_10_1","doi-asserted-by":"publisher","DOI":"10.1109\/TC.2010.176"},{"key":"e_1_3_2_1_11_1","doi-asserted-by":"publisher","DOI":"10.1145\/1999946.1999974"},{"key":"e_1_3_2_1_12_1","doi-asserted-by":"publisher","DOI":"10.1109\/HOTI.2014.14"},{"key":"e_1_3_2_1_13_1","unstructured":"IBM Power Systems for High Performance Computing System URL: http:\/\/www-03.ibm.com\/systems\/power  IBM Power Systems for High Performance Computing System URL: http:\/\/www-03.ibm.com\/systems\/power"},{"key":"e_1_3_2_1_14_1","unstructured":"InfiniBand Architecture Specification Volume 1 Release 1.0. URL: http:\/\/www.infinibandta.org\/specs.  InfiniBand Architecture Specification Volume 1 Release 1.0. URL: http:\/\/www.infinibandta.org\/specs."},{"key":"e_1_3_2_1_15_1","unstructured":"International Technology Roadmap for Semiconductors 2012 Edition URL: http:\/\/www.itrs.net\/.  International Technology Roadmap for Semiconductors 2012 Edition URL: http:\/\/www.itrs.net\/."},{"key":"e_1_3_2_1_16_1","doi-asserted-by":"publisher","DOI":"10.1109\/EPEPS.2010.5642529"},{"key":"e_1_3_2_1_17_1","unstructured":"Juniper J Flow. URL: http:\/\/www.juniper.net\/techpubs\/software\/erx\/junose61\/swconfig-routing-vol1\/html\/ip-jflow-stats-config2.html.  Juniper J Flow. URL: http:\/\/www.juniper.net\/techpubs\/software\/erx\/junose61\/swconfig-routing-vol1\/html\/ip-jflow-stats-config2.html."},{"key":"e_1_3_2_1_18_1","article-title":"Communication Using Antennas Fabricated in Silicon Integrated Circuits. Solid-State Circuits","volume":"42","author":"Lin J.","year":"2007","journal-title":"IEEE Journal of"},{"key":"e_1_3_2_1_19_1","article-title":"A New Frontier in Ultralow Power Wireless Links: Network-on-Chip and Chip-to-Chip Interconnects. Computer-Aided Design of Integrated Circuits and Systems","volume":"34","author":"Laha S.","year":"2015","journal-title":"IEEE Trans. on"},{"key":"e_1_3_2_1_20_1","doi-asserted-by":"publisher","DOI":"10.5555\/2616606.2617006"},{"key":"e_1_3_2_1_21_1","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2006.878263"},{"key":"e_1_3_2_1_22_1","doi-asserted-by":"publisher","DOI":"10.1109\/TC.2005.134"},{"key":"e_1_3_2_1_23_1","unstructured":"PCI-SIG \"PCI Express Architecture \" URL: http:\/\/www.pcisig.com.  PCI-SIG \"PCI Express Architecture \" URL: http:\/\/www.pcisig.com."},{"key":"e_1_3_2_1_24_1","unstructured":"Petermann T.; and Rios P. D. L. 2005. Spatial small-world networks: a wiring cost perspective. arXiv:cond-mat\/0501420v2.  Petermann T.; and Rios P. D. L. 2005. Spatial small-world networks: a wiring cost perspective. arXiv:cond-mat\/0501420v2."},{"key":"e_1_3_2_1_25_1","doi-asserted-by":"publisher","DOI":"10.1145\/2396556.2396560"},{"issue":"4","key":"e_1_3_2_1_26_1","article-title":"Three-dimensional integrated circuits","volume":"50","author":"Topol A.W.","year":"2006","journal-title":"IBM Journal of Research and Development"},{"key":"e_1_3_2_1_27_1","doi-asserted-by":"publisher","DOI":"10.1145\/2536778"},{"key":"e_1_3_2_1_28_1","doi-asserted-by":"publisher","DOI":"10.5555\/1835957.1835968"},{"key":"e_1_3_2_1_29_1","doi-asserted-by":"publisher","DOI":"10.1109\/APS.2012.6348520"},{"key":"e_1_3_2_1_30_1","doi-asserted-by":"publisher","DOI":"10.1109\/TC.2008.86"}],"event":{"name":"NOCS '15: International Symposium on Networks-on-Chip","sponsor":["SIGBED ACM Special Interest Group on Embedded Systems","SIGDA ACM Special Interest Group on Design Automation","IEEE CAS","IEEE CEDA","SIGARCH ACM Special Interest Group on Computer Architecture"],"location":"Vancouver BC Canada","acronym":"NOCS '15"},"container-title":["Proceedings of the 9th International Symposium on Networks-on-Chip"],"original-title":[],"link":[{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/2786572.2786581","content-type":"unspecified","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/dl.acm.org\/doi\/pdf\/10.1145\/2786572.2786581","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,6,18]],"date-time":"2025-06-18T05:43:08Z","timestamp":1750225388000},"score":1,"resource":{"primary":{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/2786572.2786581"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2015,9,28]]},"references-count":30,"alternative-id":["10.1145\/2786572.2786581","10.1145\/2786572"],"URL":"https:\/\/doi.org\/10.1145\/2786572.2786581","relation":{},"subject":[],"published":{"date-parts":[[2015,9,28]]},"assertion":[{"value":"2015-09-28","order":2,"name":"published","label":"Published","group":{"name":"publication_history","label":"Publication History"}}]}}