{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,6,19]],"date-time":"2025-06-19T04:13:20Z","timestamp":1750306400487,"version":"3.41.0"},"reference-count":33,"publisher":"Association for Computing Machinery (ACM)","issue":"4","license":[{"start":{"date-parts":[[2015,9,9]],"date-time":"2015-09-09T00:00:00Z","timestamp":1441756800000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/www.acm.org\/publications\/policies\/copyright_policy#Background"}],"content-domain":{"domain":["dl.acm.org"],"crossmark-restriction":true},"short-container-title":["ACM Trans. Embed. Comput. Syst."],"published-print":{"date-parts":[[2015,12,8]]},"abstract":"<jats:p>This article introduces STM-HRT, a nonblocking wait-free software transactional memory (STM) for hard real-time (HRT) multicore embedded systems. Resource access control in HRT systems is usually implemented with lock-based synchronization. However, these mechanisms may lead to deadlocks or starvations and do not scale well with the number of cores. Most existing nonblocking STM are not suitable for HRT systems, because it is not possible to find an upper bound of the execution time for each task. In this article, we show how STM-HRT can be a robust solution for resource sharing in HRT multicore systems. We provide a detailed description of STM-HRT architecture. We propose a set of arguments to establish the functional correctness of its concurrency control protocol. Finally, as part of a real-time analysis, we derive upper bounds on the computations required to access shared data under STM-HRT.<\/jats:p>","DOI":"10.1145\/2786979","type":"journal-article","created":{"date-parts":[[2015,9,15]],"date-time":"2015-09-15T12:09:15Z","timestamp":1442318955000},"page":"1-25","update-policy":"https:\/\/doi.org\/10.1145\/crossmark-policy","source":"Crossref","is-referenced-by-count":3,"title":["STM-HRT"],"prefix":"10.1145","volume":"14","author":[{"given":"Sylvain","family":"Cotard","sequence":"first","affiliation":[{"name":"IRCCyN UMR 6597, Renault S.A.S., France"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Audrey","family":"Queudet","sequence":"additional","affiliation":[{"name":"IRCCyN UMR 6597, University of Nantes, France"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Jean-Luc","family":"B\u00e9chennec","sequence":"additional","affiliation":[{"name":"IRCCyN UMR 6597, CNRS, France"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"S\u00e9bastien","family":"Faucou","sequence":"additional","affiliation":[{"name":"IRCCyN UMR 6597, University of Nantes, France"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Yvon","family":"Trinquet","sequence":"additional","affiliation":[{"name":"IRCCyN UMR 6597, University of Nantes, France"}],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"320","published-online":{"date-parts":[[2015,9,9]]},"reference":[{"key":"e_1_2_1_1_1","doi-asserted-by":"publisher","DOI":"10.1145\/224964.224985"},{"key":"e_1_2_1_2_1","doi-asserted-by":"publisher","DOI":"10.1109\/71.819952"},{"key":"e_1_2_1_3_1","unstructured":"AUTOSAR. 2015. AUTOSAR GbR. Technical Overview. {Online} http:\/\/www.autosar.org."},{"key":"e_1_2_1_4_1","doi-asserted-by":"publisher","DOI":"10.1109\/REAL.1990.128747"},{"volume-title":"Proceedings of the IEEE Conference on Emerging Technologies and Factory Automation. IEEE","author":"B\u00e9chennec J. L.","key":"e_1_2_1_5_1","unstructured":"J. L. B\u00e9chennec, M. Briday, S. Faucou, and Y. Trinquet. 2006. Trampoline\u2014an open source implementation of the OSEK\/VDX RTOS specification. In Proceedings of the IEEE Conference on Emerging Technologies and Factory Automation. IEEE, Los Alamitos, CA, 62--69."},{"key":"e_1_2_1_6_1","doi-asserted-by":"publisher","DOI":"10.1145\/1289927.1289964"},{"key":"e_1_2_1_7_1","doi-asserted-by":"publisher","DOI":"10.1109\/RTCSA.2007.8"},{"key":"e_1_2_1_8_1","doi-asserted-by":"publisher","DOI":"10.1145\/1250662.1250674"},{"key":"e_1_2_1_9_1","doi-asserted-by":"publisher","DOI":"10.1145\/2579676"},{"key":"e_1_2_1_10_1","unstructured":"J. Chen and A. Burns. 1997. A Fully Asynchronous Reader\/Writer Mechanism for Multiprocessor Real-Time Systems. Technical Report. Department of Computer Science University of York."},{"key":"e_1_2_1_11_1","doi-asserted-by":"publisher","DOI":"10.1109\/TC.2007.51"},{"key":"e_1_2_1_12_1","doi-asserted-by":"publisher","DOI":"10.1145\/360363.360369"},{"key":"e_1_2_1_13_1","volume-title":"Proceedings of the 1st Euro-TM School on Transactional Memory, Co-Located with the 6th School on Hot Topics in Distributed Computing.","author":"Fatourou P.","year":"2013","unstructured":"P. Fatourou. 2013. Theory results in transactional memory. In Proceedings of the 1st Euro-TM School on Transactional Memory, Co-Located with the 6th School on Hot Topics in Distributed Computing."},{"key":"e_1_2_1_14_1","doi-asserted-by":"publisher","DOI":"10.1109\/RTAS.2010.26"},{"volume-title":"Technical Report","author":"Fraser K.","key":"e_1_2_1_15_1","unstructured":"K. Fraser. 2004. Practical Lock-Freedom. Technical Report. University of Cambridge."},{"key":"e_1_2_1_16_1","doi-asserted-by":"publisher","DOI":"10.1145\/289.291"},{"key":"e_1_2_1_17_1","doi-asserted-by":"publisher","DOI":"10.1145\/949305.949340"},{"key":"e_1_2_1_18_1","doi-asserted-by":"publisher","unstructured":"T. Harris J. R. Larus and R. Rajwar. 2010. Transactional Memory (2nd ed.). Morgan and Claypool.","DOI":"10.5555\/1855056"},{"key":"e_1_2_1_19_1","doi-asserted-by":"publisher","DOI":"10.1145\/114005.102808"},{"key":"e_1_2_1_20_1","doi-asserted-by":"publisher","DOI":"10.1145\/161468.161469"},{"key":"e_1_2_1_21_1","doi-asserted-by":"publisher","DOI":"10.1145\/165123.165164"},{"key":"e_1_2_1_22_1","doi-asserted-by":"publisher","DOI":"10.1145\/872035.872048"},{"key":"e_1_2_1_23_1","doi-asserted-by":"publisher","DOI":"10.1109\/32.588521"},{"key":"e_1_2_1_24_1","doi-asserted-by":"publisher","DOI":"10.1023\/B:TIME.0000033378.56741.14"},{"key":"e_1_2_1_26_1","doi-asserted-by":"publisher","DOI":"10.5555\/532621"},{"volume-title":"Proceedings of the Principles of Distributed Computing Workshop on Concurrency and Synchronization in Java Programs.","author":"Scott W. N.","key":"e_1_2_1_27_1","unstructured":"W. N. Scherer III and M. L. Scott. 2004. Contention management in dynamic software transactional memory. In Proceedings of the Principles of Distributed Computing Workshop on Concurrency and Synchronization in Java Programs."},{"key":"e_1_2_1_28_1","doi-asserted-by":"publisher","DOI":"10.1109\/RTCSA.2009.57"},{"volume-title":"Proceedings of the 17th IEEE International Conference on Real-Time and Network Systems.","author":"Sarni T.","key":"e_1_2_1_29_1","unstructured":"T. Sarni, A. Queudet, and P. Valduriez. 2009b. Transactional memory: Worst case execution time analysis. In Proceedings of the 17th IEEE International Conference on Real-Time and Network Systems."},{"key":"e_1_2_1_30_1","doi-asserted-by":"publisher","DOI":"10.1109\/12.57058"},{"key":"e_1_2_1_31_1","doi-asserted-by":"publisher","DOI":"10.1145\/224964.224987"},{"key":"e_1_2_1_32_1","doi-asserted-by":"publisher","DOI":"10.1145\/1542275.1542299"},{"key":"e_1_2_1_33_1","doi-asserted-by":"publisher","DOI":"10.1016\/S0967-0661(02)00151-X"},{"volume-title":"Proceedings of the Symposium on Industrial Embedded Systems. 140--149","author":"Zeng H.","key":"e_1_2_1_34_1","unstructured":"H. Zeng and M. Di Natale. 2011. Mechanisms for guaranteeing data consistency and flow preservation in AUTOSAR software on multi-core platforms. In Proceedings of the Symposium on Industrial Embedded Systems. 140--149."}],"container-title":["ACM Transactions on Embedded Computing Systems"],"original-title":[],"language":"en","link":[{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/2786979","content-type":"unspecified","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/dl.acm.org\/doi\/pdf\/10.1145\/2786979","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,6,18]],"date-time":"2025-06-18T05:07:26Z","timestamp":1750223246000},"score":1,"resource":{"primary":{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/2786979"}},"subtitle":["A Robust and Wait-Free STM for Hard Real-Time Multicore Embedded Systems"],"short-title":[],"issued":{"date-parts":[[2015,9,9]]},"references-count":33,"journal-issue":{"issue":"4","published-print":{"date-parts":[[2015,12,8]]}},"alternative-id":["10.1145\/2786979"],"URL":"https:\/\/doi.org\/10.1145\/2786979","relation":{},"ISSN":["1539-9087","1558-3465"],"issn-type":[{"type":"print","value":"1539-9087"},{"type":"electronic","value":"1558-3465"}],"subject":[],"published":{"date-parts":[[2015,9,9]]},"assertion":[{"value":"2014-09-01","order":0,"name":"received","label":"Received","group":{"name":"publication_history","label":"Publication History"}},{"value":"2015-05-01","order":2,"name":"accepted","label":"Accepted","group":{"name":"publication_history","label":"Publication History"}},{"value":"2015-09-09","order":3,"name":"published","label":"Published","group":{"name":"publication_history","label":"Publication History"}}]}}