{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,10,23]],"date-time":"2026-10-23T08:24:42Z","timestamp":1792743882069,"version":"4.5.0"},"reference-count":199,"publisher":"Association for Computing Machinery (ACM)","issue":"4","license":[{"start":{"date-parts":[[2016,7,21]],"date-time":"2016-07-21T00:00:00Z","timestamp":1469059200000},"content-version":"vor","delay-in-days":366,"URL":"http:\/\/www.acm.org\/publications\/policies\/copyright_policy#Background"}],"funder":[{"DOI":"10.13039\/100000015","name":"U.S. Department of Energy","doi-asserted-by":"crossref","id":[{"id":"10.13039\/100000015","id-type":"DOI","asserted-by":"crossref"}]},{"DOI":"10.13039\/100006132","name":"Office of Science","doi-asserted-by":"crossref","id":[{"id":"10.13039\/100006132","id-type":"DOI","asserted-by":"crossref"}]},{"DOI":"10.13039\/100006192","name":"Advanced Scientific Computing Research","doi-asserted-by":"crossref","id":[{"id":"10.13039\/100006192","id-type":"DOI","asserted-by":"crossref"}]}],"content-domain":{"domain":["dl.acm.org"],"crossmark-restriction":true},"short-container-title":["ACM Comput. Surv."],"published-print":{"date-parts":[[2015,7,21]]},"abstract":"<jats:p>As both CPUs and GPUs become employed in a wide range of applications, it has been acknowledged that both of these Processing Units (PUs) have their unique features and strengths and hence, CPU-GPU collaboration is inevitable to achieve high-performance computing. This has motivated a significant amount of research on heterogeneous computing techniques, along with the design of CPU-GPU fused chips and petascale heterogeneous supercomputers. In this article, we survey Heterogeneous Computing Techniques (HCTs) such as workload partitioning that enable utilizing both CPUs and GPUs to improve performance and\/or energy efficiency. We review heterogeneous computing approaches at runtime, algorithm, programming, compiler, and application levels. Further, we review both discrete and fused CPU-GPU systems and discuss benchmark suites designed for evaluating Heterogeneous Computing Systems (HCSs). We believe that this article will provide insights into the workings and scope of applications of HCTs to researchers and motivate them to further harness the computational powers of CPUs and GPUs to achieve the goal of exascale performance.<\/jats:p>","DOI":"10.1145\/2788396","type":"journal-article","created":{"date-parts":[[2015,7,22]],"date-time":"2015-07-22T14:49:50Z","timestamp":1437576590000},"page":"1-35","update-policy":"https:\/\/doi.org\/10.1145\/crossmark-policy","source":"Crossref","is-referenced-by-count":467,"title":["A Survey of CPU-GPU Heterogeneous Computing Techniques"],"prefix":"10.1145","volume":"47","author":[{"given":"Sparsh","family":"Mittal","sequence":"first","affiliation":[{"name":"Oak Ridge National Laboratory, Tennessee, USA"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Jeffrey S.","family":"Vetter","sequence":"additional","affiliation":[{"name":"Oak Ridge National Laboratory and Georgia Tech, Tennessee, USA"}],"role":[{"vocabulary":"crossref","role":"author"}]}],"member":"320","published-online":{"date-parts":[[2015,7,21]]},"reference":[{"key":"e_1_2_1_1_1","volume-title":"International Conference on High Performance Computing and Simulation (HPCS). 467--476","author":"Acosta Alejandro","year":"2010","unstructured":"Alejandro Acosta, Robert Corujo, Vicente Blanco, and Francisco Almeida. 2010. Dynamic load balancing on heterogeneous multicore\/multi-GPU systems. In International Conference on High Performance Computing and Simulation (HPCS). 467--476."},{"key":"e_1_2_1_2_1","doi-asserted-by":"publisher","DOI":"10.1016\/j.ultramic.2012.02.003"},{"key":"e_1_2_1_3_1","doi-asserted-by":"publisher","DOI":"10.1109\/IPDPS.2011.90"},{"key":"e_1_2_1_4_1","doi-asserted-by":"publisher","DOI":"10.1109\/ICPPW.2012.14"},{"key":"e_1_2_1_5_1","doi-asserted-by":"publisher","DOI":"10.1016\/j.procs.2013.05.218"},{"key":"e_1_2_1_6_1","doi-asserted-by":"publisher","DOI":"10.1109\/IGCC.2011.6008594"},{"key":"e_1_2_1_7_1","doi-asserted-by":"publisher","DOI":"10.1002\/cpe.1631"},{"key":"e_1_2_1_8_1","doi-asserted-by":"publisher","DOI":"10.1007\/978-3-642-02303-3_13"},{"key":"e_1_2_1_9_1","doi-asserted-by":"publisher","DOI":"10.1109\/DFM.2011.10"},{"key":"e_1_2_1_10_1","doi-asserted-by":"publisher","DOI":"10.1109\/IPDPSW.2012.212"},{"key":"e_1_2_1_11_1","doi-asserted-by":"publisher","DOI":"10.1109\/HiPC.2011.6152655"},{"key":"e_1_2_1_12_1","doi-asserted-by":"publisher","DOI":"10.1145\/1810479.1810498"},{"key":"e_1_2_1_13_1","doi-asserted-by":"publisher","DOI":"10.1145\/2400682.2400716"},{"key":"e_1_2_1_14_1","doi-asserted-by":"publisher","DOI":"10.1016\/j.parco.2010.12.002"},{"key":"e_1_2_1_15_1","doi-asserted-by":"publisher","unstructured":"Peter Benner Pablo Ezzatti Enrique S. Quintana-Ort\u00ed and Alfredo Rem\u00f3n. 2010. Using hybrid CPU-GPU platforms to accelerate the computation of the matrix sign function. In Euro-Par 2009\u2014Parallel Processing Workshops. 132--139.","DOI":"10.5555\/1884795.1884813"},{"key":"e_1_2_1_16_1","doi-asserted-by":"publisher","DOI":"10.1016\/j.procs.2013.05.195"},{"key":"e_1_2_1_17_1","doi-asserted-by":"publisher","DOI":"10.1021\/ct301130u"},{"key":"e_1_2_1_18_1","doi-asserted-by":"publisher","DOI":"10.1109\/HPCC.2010.40"},{"key":"e_1_2_1_19_1","doi-asserted-by":"publisher","DOI":"10.1109\/HPCC.2011.20"},{"key":"e_1_2_1_20_1","doi-asserted-by":"publisher","DOI":"10.1016\/j.procs.2012.04.006"},{"key":"e_1_2_1_21_1","doi-asserted-by":"publisher","DOI":"10.1145\/2482767.2482794"},{"key":"e_1_2_1_22_1","doi-asserted-by":"publisher","DOI":"10.1109\/MM.2012.2"},{"key":"e_1_2_1_23_1","doi-asserted-by":"publisher","DOI":"10.1016\/j.is.2013.05.004"},{"key":"e_1_2_1_24_1","doi-asserted-by":"publisher","DOI":"10.1007\/s11227-013-0911-1"},{"key":"e_1_2_1_25_1","doi-asserted-by":"publisher","DOI":"10.1109\/IISWC.2009.5306797"},{"key":"e_1_2_1_26_1","doi-asserted-by":"publisher","DOI":"10.1007\/978-3-642-13119-6_7"},{"key":"e_1_2_1_27_1","doi-asserted-by":"publisher","DOI":"10.5555\/2388996.2389030"},{"key":"e_1_2_1_28_1","doi-asserted-by":"publisher","DOI":"10.1007\/s11227-013-0870-6"},{"key":"e_1_2_1_29_1","doi-asserted-by":"publisher","unstructured":"Siddharth Choudhary Shubham Gupta and P. J. Narayanan. 2012. Practical time bundle adjustment for 3D reconstruction on the GPU. In Trends and Topics in Computer Vision Lecture Notes in Computer Science Volume 6554. Springer Berlin 423--435. 10.1007\/978-3-642-35740-4_33","DOI":"10.1007\/978-3-642-35740-4_33"},{"key":"e_1_2_1_30_1","doi-asserted-by":"publisher","DOI":"10.1007\/978-3-642-32820-6_49"},{"key":"e_1_2_1_31_1","doi-asserted-by":"publisher","DOI":"10.1016\/j.jcp.2011.10.032"},{"key":"e_1_2_1_32_1","doi-asserted-by":"publisher","DOI":"10.1109\/SBGAMES.2010.25"},{"key":"e_1_2_1_33_1","doi-asserted-by":"publisher","DOI":"10.1109\/SAAHPC.2011.29"},{"key":"e_1_2_1_34_1","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC.2012.6176876"},{"key":"e_1_2_1_35_1","doi-asserted-by":"publisher","DOI":"10.1145\/1735688.1735702"},{"key":"e_1_2_1_36_1","volume-title":"Parallel Sorting on the Heterogeneous AMD Fusion Accelerated Processing Unit. Master of Applied Science Thesis","author":"Delorme Michael Christopher","unstructured":"Michael Christopher Delorme. 2013. Parallel Sorting on the Heterogeneous AMD Fusion Accelerated Processing Unit. Master of Applied Science Thesis, University of Toronto."},{"key":"e_1_2_1_37_1","doi-asserted-by":"publisher","DOI":"10.1109\/HiPC.2011.6152714"},{"key":"e_1_2_1_38_1","doi-asserted-by":"publisher","DOI":"10.1145\/1383422.1383447"},{"key":"e_1_2_1_39_1","doi-asserted-by":"publisher","DOI":"10.1145\/1526709.1526766"},{"key":"e_1_2_1_40_1","doi-asserted-by":"publisher","DOI":"10.1109\/LAWP.2011.2159769"},{"key":"e_1_2_1_41_1","doi-asserted-by":"publisher","DOI":"10.1109\/IPDPS.2010.5470353"},{"key":"e_1_2_1_42_1","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC.2014.6757353"},{"key":"e_1_2_1_43_1","doi-asserted-by":"publisher","DOI":"10.2528\/PIER11092303"},{"key":"e_1_2_1_44_1","doi-asserted-by":"publisher","DOI":"10.1142\/S0129626412400087"},{"key":"e_1_2_1_45_1","unstructured":"Eric Gardner. 2014. https:\/\/software.intel.com\/en-us\/articles\/what-disclosures-has-intel-made-about-knights-landing."},{"key":"e_1_2_1_46_1","doi-asserted-by":"publisher","DOI":"10.1145\/1735970.1736059"},{"key":"e_1_2_1_47_1","doi-asserted-by":"publisher","DOI":"10.1145\/2370816.2370866"},{"key":"e_1_2_1_48_1","unstructured":"Green500. 2014. Green500 Supercomputers. Retrieved from www.green500.org."},{"key":"e_1_2_1_49_1","volume-title":"Proceedings of the 2nd Workshop on Applications for Multi- and Many-Core Processors.","author":"Gregg Chris","year":"2011","unstructured":"Chris Gregg, Michael Boyer, Kim Hazelwood, and Kevin Skadron. 2011. Dynamic heterogeneous scheduling decisions using historical runtime data. In Proceedings of the 2nd Workshop on Applications for Multi- and Many-Core Processors."},{"key":"e_1_2_1_50_1","volume-title":"Proceedings of the USENIX Workshop on Hot Topics in Parallelism (HotPar\u201910)","author":"Gregg Chris","year":"2010","unstructured":"Chris Gregg, Jeff Brantley, and Kim Hazelwood. 2010. Contention-aware scheduling of parallel code for heterogeneous systems. In Proceedings of the USENIX Workshop on Hot Topics in Parallelism (HotPar\u201910)."},{"key":"e_1_2_1_51_1","doi-asserted-by":"publisher","DOI":"10.5555\/2015039.2015535"},{"key":"e_1_2_1_52_1","doi-asserted-by":"publisher","DOI":"10.5555\/1987237.1987259"},{"key":"e_1_2_1_53_1","doi-asserted-by":"publisher","DOI":"10.1145\/1854273.1854302"},{"key":"e_1_2_1_54_1","unstructured":"Sumit Gupta. 2014. http:\/\/blogs.nvidia.com\/blog\/2014\/03\/25\/gpu-roadmap-pascal\/."},{"key":"e_1_2_1_55_1","doi-asserted-by":"publisher","DOI":"10.1109\/IPDPS.2009.5160977"},{"key":"e_1_2_1_56_1","doi-asserted-by":"publisher","DOI":"10.1109\/SC.2010.37"},{"key":"e_1_2_1_57_1","doi-asserted-by":"publisher","DOI":"10.1016\/j.parco.2008.12.005"},{"key":"e_1_2_1_58_1","doi-asserted-by":"publisher","DOI":"10.1145\/1375527.1375533"},{"key":"e_1_2_1_59_1","volume-title":"Proceedings of the 2010 International Conference on High Performance Computing (HiPC\u201910)","author":"Hartley Timothy D. R.","unstructured":"Timothy D. R. Hartley, Erik Saule, and Umit V. Catalyurek. 2010. Automatic dataflow application tuning for heterogeneous systems. In Proceedings of the 2010 International Conference on High Performance Computing (HiPC\u201910). 1--10."},{"key":"e_1_2_1_60_1","volume-title":"Proceedings of the International Conference on Parallel and Distributed Processing Techniques and Applications (PDPTA\u201913)","author":"Hawick Kenneth Arthur","unstructured":"Kenneth Arthur Hawick and Daniel P. Playne. 2013. Parallel algorithms for hybrid multi-core CPU-GPU implementations of component labelling in critical phase models. In Proceedings of the International Conference on Parallel and Distributed Processing Techniques and Applications (PDPTA\u201913). 45--51."},{"key":"e_1_2_1_61_1","volume-title":"Proceedings of the 2010 IEEE International Symposium on Parallel & Distributed Processing (IPDPS&rsquo;\u201910)","author":"He Zhengyu","year":"2010","unstructured":"Zhengyu He and Bo Hong. 2010. Dynamically tuned push-relabel algorithm for the maximum flow problem on CPU-GPU-hybrid platforms. In Proceedings of the 2010 IEEE International Symposium on Parallel & Distributed Processing (IPDPS&rsquo;\u201910). 1--10."},{"key":"e_1_2_1_62_1","doi-asserted-by":"publisher","DOI":"10.5555\/1885276.1885302"},{"key":"e_1_2_1_63_1","doi-asserted-by":"publisher","DOI":"10.1109\/ISPASS.2012.6189209"},{"key":"e_1_2_1_64_1","doi-asserted-by":"publisher","DOI":"10.1145\/1854273.1854303"},{"key":"e_1_2_1_65_1","doi-asserted-by":"publisher","DOI":"10.1109\/PACT.2011.14"},{"key":"e_1_2_1_66_1","doi-asserted-by":"publisher","DOI":"10.1109\/SAAHPC.2011.18"},{"key":"e_1_2_1_67_1","doi-asserted-by":"publisher","DOI":"10.1145\/2063384.2063432"},{"key":"e_1_2_1_68_1","doi-asserted-by":"publisher","DOI":"10.1145\/2335755.2335791"},{"key":"e_1_2_1_69_1","doi-asserted-by":"publisher","DOI":"10.1109\/HiPC.2011.6152715"},{"key":"e_1_2_1_70_1","unstructured":"Insieme Compiler. 2014. http:\/\/www.dps.uibk.ac.at\/insieme\/index.html."},{"key":"e_1_2_1_71_1","unstructured":"International Telecommunication Union. 2012. Retrieved from http:\/\/www.itu.int\/dms_pub\/itu-d\/opb\/ind\/D-IND-ICTOI-2012-SUM-PDF-E.pdf."},{"key":"e_1_2_1_72_1","doi-asserted-by":"publisher","DOI":"10.1145\/2259016.2259038"},{"key":"e_1_2_1_73_1","doi-asserted-by":"publisher","DOI":"10.1109\/SC.2010.49"},{"key":"e_1_2_1_74_1","doi-asserted-by":"publisher","DOI":"10.1109\/IPDPS.2012.65"},{"key":"e_1_2_1_75_1","doi-asserted-by":"publisher","DOI":"10.1007\/978-3-540-92990-1_4"},{"key":"e_1_2_1_76_1","doi-asserted-by":"publisher","DOI":"10.1109\/CSE.2008.38"},{"key":"e_1_2_1_77_1","doi-asserted-by":"publisher","DOI":"10.1145\/2304576.2304623"},{"key":"e_1_2_1_78_1","doi-asserted-by":"publisher","DOI":"10.1145\/2464996.2465007"},{"key":"e_1_2_1_79_1","volume-title":"Proceedings of the 20th International Conference on High Performance Computing (HiPC\u201913)","author":"Korwar Sai Kiran","unstructured":"Sai Kiran Korwar, Sathish Vadhiyar, and Ravi S. Nanjundiah. 2013. GPU-enabled efficient executions of radiation calculations in climate modeling. In Proceedings of the 20th International Conference on High Performance Computing (HiPC\u201913). IEEE, 353--361."},{"key":"e_1_2_1_80_1","unstructured":"Kishore Kothapalli Dip Sankar Banerjee P. J. Narayanan Surinder Sood Aman Kumar Bahl Shashank Sharma Shrenik Lad Krishna Kumar Singh Kiran Matam Sivaramakrishna Bharadwaj Rohit Nigam Parikshit Sakurikar Aditya Deshpande Ishan Misra Siddharth Choudhary and Shubham Gupta. 2013. CPU and\/or GPU: Revisiting the GPU Vs. CPU Myth. arXiv preprint arXiv:1303.2171."},{"key":"e_1_2_1_81_1","doi-asserted-by":"publisher","DOI":"10.1016\/j.procs.2013.05.193"},{"key":"e_1_2_1_82_1","doi-asserted-by":"publisher","DOI":"10.1155\/2011\/640208"},{"key":"e_1_2_1_83_1","doi-asserted-by":"publisher","DOI":"10.1109\/INTERACT.2012.6339624"},{"key":"e_1_2_1_84_1","doi-asserted-by":"publisher","DOI":"10.5555\/2523721.2523756"},{"key":"e_1_2_1_85_1","doi-asserted-by":"publisher","DOI":"10.1007\/s00450-012-0209-1"},{"key":"e_1_2_1_86_1","doi-asserted-by":"publisher","DOI":"10.1145\/1815961.1816021"},{"key":"e_1_2_1_87_1","doi-asserted-by":"publisher","DOI":"10.1007\/s11227-013-0912-0"},{"key":"e_1_2_1_88_1","doi-asserted-by":"publisher","DOI":"10.1145\/2304576.2304626"},{"key":"e_1_2_1_89_1","doi-asserted-by":"publisher","DOI":"10.1145\/1996130.1996157"},{"key":"e_1_2_1_90_1","doi-asserted-by":"publisher","DOI":"10.1145\/2370816.2370822"},{"key":"e_1_2_1_91_1","doi-asserted-by":"publisher","DOI":"10.1109\/ICPADS.2011.63"},{"key":"e_1_2_1_92_1","doi-asserted-by":"publisher","DOI":"10.1007\/978-3-642-28365-9_6"},{"key":"e_1_2_1_93_1","doi-asserted-by":"publisher","DOI":"10.1109\/IPDPS.2011.129"},{"key":"e_1_2_1_94_1","doi-asserted-by":"publisher","DOI":"10.1109\/BIBM.2009.10"},{"key":"e_1_2_1_95_1","doi-asserted-by":"publisher","DOI":"10.5555\/1964238.1964251"},{"key":"e_1_2_1_96_1","doi-asserted-by":"publisher","DOI":"10.1016\/j.cageo.2011.08.007"},{"key":"e_1_2_1_97_1","doi-asserted-by":"publisher","DOI":"10.1016\/j.cpc.2012.01.019"},{"key":"e_1_2_1_98_1","doi-asserted-by":"publisher","DOI":"10.1145\/1669112.1669121"},{"key":"e_1_2_1_99_1","volume-title":"Proceedings of the 2nd International Workshop on GPUs and Scientific Applications. 45--50","author":"Luo Li","year":"2011","unstructured":"Li Luo, Chao Yang, Yubo Zhao, and Xiao-Chuan Cai. 2011. A scalable hybrid algorithm based on domain decomposition and algebraic multigrid for solving partial differential equations on a cluster of CPU\/GPUs. In Proceedings of the 2nd International Workshop on GPUs and Scientific Applications. 45--50."},{"key":"e_1_2_1_100_1","doi-asserted-by":"publisher","DOI":"10.1109\/ICPP.2012.31"},{"key":"e_1_2_1_101_1","doi-asserted-by":"publisher","DOI":"10.1007\/s10586-011-0179-2"},{"key":"e_1_2_1_102_1","volume-title":"Proceedings of the International Conference on High Performance Computing.","author":"Mariano Artur","year":"2012","unstructured":"Artur Mariano, Ricardo Alves, Joao Barbosa, Luis Paulo Santos, and Alberto Proenca. 2012. A (ir) regularity-aware task scheduler for heterogeneous platforms. In Proceedings of the International Conference on High Performance Computing."},{"key":"e_1_2_1_103_1","volume-title":"Proceedings of the High Performance Computing Conference (HiPC\u201912)","author":"Matam Kiran Kumar","year":"2012","unstructured":"Kiran Kumar Matam, Siva Rama Krishna Bharadwaj, and Kishore Kothapalli. 2012. Sparse matrix matrix multiplication on hybrid CPU+ GPU platforms. In Proceedings of the High Performance Computing Conference (HiPC\u201912)."},{"key":"e_1_2_1_104_1","doi-asserted-by":"publisher","DOI":"10.1109\/MM.2011.79"},{"key":"e_1_2_1_105_1","unstructured":"Perhaad Mistry Yash Ukidave Dana Schaa and David Kaeli. 2013a. A framework for profiling and performance monitoring of heterogeneous applications. Programmability Issues for Heterogeneous Multicores (MULTIPROG-2013)."},{"key":"e_1_2_1_106_1","doi-asserted-by":"publisher","DOI":"10.1145\/2458523.2458529"},{"key":"e_1_2_1_107_1","doi-asserted-by":"publisher","DOI":"10.1504\/IJHPSA.2012.050990"},{"key":"e_1_2_1_108_1","article-title":"A survey of techniques for managing and leveraging caches in GPUs","volume":"23","author":"Mittal Sparsh","year":"2014","unstructured":"Sparsh Mittal. 2014a. A survey of techniques for managing and leveraging caches in GPUs. Journal of Circuits, Systems, and Computers (JCSC) 23, 8 (2014).","journal-title":"Journal of Circuits, Systems, and Computers (JCSC)"},{"key":"e_1_2_1_109_1","doi-asserted-by":"publisher","DOI":"10.1016\/j.suscom.2013.11.001"},{"key":"e_1_2_1_110_1","article-title":"A survey of techniques for improving energy efficiency in embedded computing systems","volume":"46","author":"Mittal Sparsh","year":"2014","unstructured":"Sparsh Mittal. 2014c. A survey of techniques for improving energy efficiency in embedded computing systems. International Journal of Computer Aided Engineering and Technology (IJCAET) 46, 4, Article 47 (April 2014).","journal-title":"International Journal of Computer Aided Engineering and Technology (IJCAET)"},{"key":"e_1_2_1_111_1","doi-asserted-by":"publisher","DOI":"10.1145\/2636342"},{"key":"e_1_2_1_112_1","unstructured":"Timothy Prickett Morgan. 2014. Oracle Cranks up the Cores to 32 with Sparc M7 Chip. Retrieved from http:\/\/www.enterprisetech.com\/2014\/08\/13\/oracle-cranks-cores-32-sparc-m7-chip\/."},{"key":"e_1_2_1_113_1","doi-asserted-by":"publisher","DOI":"10.1109\/HiPC.2012.6507474"},{"key":"e_1_2_1_114_1","article-title":"Acceleration of Hessenberg reduction for nonsymmetric eigenvalue problems in a hybrid CPU-GPU computing environment","volume":"1","author":"Fukaya Takeshi","year":"2011","unstructured":"Jun-ichi Muramatsu, Takeshi Fukaya, Shao-Liang Zhang, Kinji Kimura, and Yusaku Yamamoto. 2011. Acceleration of Hessenberg reduction for nonsymmetric eigenvalue problems in a hybrid CPU-GPU computing environment. International Journal of Networking and Computing 1, 2 (2011).","journal-title":"International Journal of Networking and Computing"},{"key":"e_1_2_1_115_1","doi-asserted-by":"publisher","DOI":"10.1007\/978-3-642-29740-3_39"},{"key":"e_1_2_1_116_1","unstructured":"Naohito Nakasato Go Ogiya Yohei Miki Masao Mori and Ken\u2019ichi Nomoto. 2012. Astrophysical particle simulations on heterogeneous CPU-GPU systems. In arXiv preprint arXiv:1206.1199."},{"key":"e_1_2_1_117_1","first-page":"7","article-title":"Simulating cortical networks on heterogeneous multi-GPU systems","volume":"43","author":"Nere Andrew","year":"2012","unstructured":"Andrew Nere, Sean Franey, Atif Hashmi, and Mikko Lipasti. 2012. Simulating cortical networks on heterogeneous multi-GPU systems. J. Parallel and Distrib. Comput. 43, 7 (July 2012), 953--971.","journal-title":"J. Parallel and Distrib. Comput."},{"key":"e_1_2_1_118_1","doi-asserted-by":"publisher","DOI":"10.1145\/2425333.2425368"},{"key":"e_1_2_1_119_1","unstructured":"NVIDIA. 2015. http:\/\/www.geforce.com\/hardware\/desktop-gpus."},{"key":"e_1_2_1_120_1","doi-asserted-by":"publisher","DOI":"10.1109\/ICPPW.2012.16"},{"key":"e_1_2_1_121_1","volume-title":"Proceedings of the IEEE International Symposium on Parallel and Distributed Processing (IPDPS\u201908)","author":"Ogata Yasuhito","year":"2008","unstructured":"Yasuhito Ogata, Toshio Endo, Naoya Maruyama, and Satoshi Matsuoka. 2008. An efficient, model-based CPU-GPU heterogeneous FFT library. In Proceedings of the IEEE International Symposium on Parallel and Distributed Processing (IPDPS\u201908). 1--10."},{"key":"e_1_2_1_122_1","doi-asserted-by":"publisher","DOI":"10.5555\/1761728.1761755"},{"key":"e_1_2_1_123_1","unstructured":"OpenACC Standard. 2014. Homepage. Retrieved from http:\/\/www.openacc-standard.org\/."},{"key":"e_1_2_1_124_1","unstructured":"OpenMP 4.0. 2014. Homepage. Retrieved from http:\/\/openmp.org\/wp\/2013\/07\/openmp-40\/."},{"key":"e_1_2_1_125_1","doi-asserted-by":"publisher","DOI":"10.1007\/s10586-012-0219-6"},{"key":"e_1_2_1_126_1","volume-title":"Proceedings of the Workshop on Language, Compiler, and Architecture Support for GPGPU.","author":"Pai Sreepathi","year":"2010","unstructured":"Sreepathi Pai, Ramaswamy Govindarajan, and Matthew Jacob Thazhuthaveetil. 2010. PLASMA: Portable programming for SIMD heterogeneous accelerators. In Proceedings of the Workshop on Language, Compiler, and Architecture Support for GPGPU."},{"key":"e_1_2_1_127_1","doi-asserted-by":"publisher","DOI":"10.1111\/j.1467-8659.2011.01863.x"},{"key":"e_1_2_1_128_1","doi-asserted-by":"publisher","DOI":"10.1145\/2544137.2544163"},{"key":"e_1_2_1_129_1","doi-asserted-by":"publisher","DOI":"10.1109\/SBAC-PAD.2009.29"},{"key":"e_1_2_1_130_1","doi-asserted-by":"publisher","DOI":"10.1016\/j.cma.2011.01.013"},{"key":"e_1_2_1_131_1","doi-asserted-by":"publisher","DOI":"10.1109\/TPDS.2010.117"},{"key":"e_1_2_1_132_1","doi-asserted-by":"publisher","DOI":"10.1145\/2451116.2451162"},{"key":"e_1_2_1_133_1","doi-asserted-by":"publisher","DOI":"10.5555\/2388996.2389029"},{"key":"e_1_2_1_134_1","doi-asserted-by":"publisher","DOI":"10.1145\/1995896.1995933"},{"key":"e_1_2_1_135_1","doi-asserted-by":"publisher","DOI":"10.1145\/2236584.2236591"},{"key":"e_1_2_1_136_1","volume-title":"Nvidia Geforce GTX TITAN X Unveiled - GM200 \u2018Big Daddy Maxwell","author":"Pirzada Usman","year":"2015","unstructured":"Usman Pirzada. 2015. Nvidia Geforce GTX TITAN X Unveiled - GM200 \u2018Big Daddy Maxwell\u2019, 12GB VRam and 8 Billion Transistors. Retrieved from wccftech.com\/nvidia-gtx-titan-x-revealed-gdc-2015\/."},{"key":"e_1_2_1_137_1","doi-asserted-by":"publisher","DOI":"10.5555\/2755753.2757168"},{"key":"e_1_2_1_138_1","doi-asserted-by":"publisher","DOI":"10.1145\/1993316.1993517"},{"key":"e_1_2_1_139_1","doi-asserted-by":"publisher","DOI":"10.1109\/SC.2010.42"},{"key":"e_1_2_1_140_1","doi-asserted-by":"publisher","DOI":"10.1109\/HiPC.2011.6152724"},{"key":"e_1_2_1_141_1","doi-asserted-by":"publisher","DOI":"10.1145\/1810085.1810106"},{"key":"e_1_2_1_142_1","doi-asserted-by":"publisher","DOI":"10.1002\/cpe.1848"},{"key":"e_1_2_1_143_1","doi-asserted-by":"publisher","DOI":"10.5555\/1855610.1855621"},{"key":"e_1_2_1_144_1","doi-asserted-by":"publisher","DOI":"10.1145\/1543135.1542525"},{"key":"e_1_2_1_145_1","doi-asserted-by":"publisher","DOI":"10.1007\/978-3-319-07518-1_11"},{"key":"e_1_2_1_146_1","doi-asserted-by":"publisher","DOI":"10.1109\/IPDPS.2012.23"},{"key":"e_1_2_1_147_1","doi-asserted-by":"publisher","DOI":"10.1145\/2482767.2482785"},{"key":"e_1_2_1_148_1","doi-asserted-by":"publisher","DOI":"10.1016\/j.cmpb.2010.06.015"},{"key":"e_1_2_1_149_1","doi-asserted-by":"publisher","DOI":"10.1145\/2063384.2063388"},{"key":"e_1_2_1_150_1","doi-asserted-by":"publisher","DOI":"10.1109\/CloudCom.2010.55"},{"key":"e_1_2_1_151_1","volume-title":"20th International Conference on High Performance Computing. 343--352","author":"Sambit","unstructured":"Sambit K. Shukla and Laxmi N. Bhuyan. 2013. A hybrid shared memory heterogeneous execution platform for PCIe-based GPGPUs. In 20th International Conference on High Performance Computing. 343--352."},{"key":"e_1_2_1_152_1","doi-asserted-by":"publisher","DOI":"10.1109\/CLUSTERWKSP.2010.5613109"},{"key":"e_1_2_1_153_1","doi-asserted-by":"publisher","DOI":"10.1145\/1987816.1987826"},{"key":"e_1_2_1_154_1","doi-asserted-by":"publisher","DOI":"10.1109\/icbbe.2011.5780005"},{"key":"e_1_2_1_155_1","doi-asserted-by":"publisher","DOI":"10.1109\/MM.2011.65"},{"key":"e_1_2_1_156_1","unstructured":"F. Sottile C. Roedl V. Slavnic P. Jovanovic D. Stankovic P. Kestener and Franck Houssen. 2013. GPU implementation of the DP code. Partnership for Advanced Computing in Europe."},{"key":"e_1_2_1_157_1","doi-asserted-by":"publisher","DOI":"10.5555\/1885276.1885305"},{"key":"e_1_2_1_158_1","doi-asserted-by":"publisher","DOI":"10.1145\/2212908.2212924"},{"key":"e_1_2_1_159_1","doi-asserted-by":"publisher","DOI":"10.2528\/PIER12111702"},{"key":"e_1_2_1_160_1","doi-asserted-by":"publisher","DOI":"10.1109\/MCSE.2010.69"},{"key":"e_1_2_1_161_1","volume-title":"Proceedings of the Federated Conference on Computer Science and Information Systems. 465--470","author":"Stpiczynski Przemys\u0142aw","year":"2011","unstructured":"Przemys\u0142aw Stpiczynski. 2011. Solving linear recurrences on hybrid GPU accelerated manycore systems. In Proceedings of the Federated Conference on Computer Science and Information Systems. 465--470."},{"key":"e_1_2_1_162_1","doi-asserted-by":"publisher","DOI":"10.1109\/IMCSIT.2010.5680041"},{"key":"e_1_2_1_163_1","volume-title":"Geng Daniel Liu, and W. M. W. Hwu","author":"Stratton John A.","year":"2012","unstructured":"John A. Stratton, Christopher Rodrigues, I-Jui Sung, Nady Obeid, Li-Wen Chang, Nasser Anssari, Geng Daniel Liu, and W. M. W. Hwu. 2012. Parboil: A Revised Benchmark Suite for Scientific and Commercial Throughput Computing. Technical Report. Center for Reliable and High-Performance Computing."},{"key":"e_1_2_1_164_1","doi-asserted-by":"publisher","DOI":"10.1109\/HiPC.2013.6799110"},{"key":"e_1_2_1_165_1","doi-asserted-by":"publisher","DOI":"10.1145\/2159430.2159440"},{"key":"e_1_2_1_166_1","doi-asserted-by":"publisher","DOI":"10.1109\/CLUSTR.2008.4663799"},{"key":"e_1_2_1_167_1","doi-asserted-by":"publisher","DOI":"10.1109\/CCGrid.2012.35"},{"key":"e_1_2_1_168_1","doi-asserted-by":"publisher","DOI":"10.1109\/IPDPS.2012.101"},{"key":"e_1_2_1_169_1","doi-asserted-by":"publisher","DOI":"10.1016\/j.parco.2013.03.001"},{"key":"e_1_2_1_170_1","doi-asserted-by":"publisher","DOI":"10.1109\/CLUSTR.2009.5289193"},{"key":"e_1_2_1_171_1","doi-asserted-by":"publisher","DOI":"10.1016\/j.jpdc.2011.10.011"},{"key":"e_1_2_1_172_1","doi-asserted-by":"publisher","DOI":"10.1016\/j.parco.2010.06.001"},{"key":"e_1_2_1_173_1","unstructured":"Top500. 2014. Top500 Supercomputers. www.top500.org."},{"key":"e_1_2_1_174_1","doi-asserted-by":"publisher","DOI":"10.1145\/1723112.1723134"},{"key":"e_1_2_1_175_1","doi-asserted-by":"publisher","DOI":"10.1109\/SBGAMES.2011.20"},{"key":"e_1_2_1_176_1","doi-asserted-by":"publisher","DOI":"10.1145\/1543136.1542466"},{"key":"e_1_2_1_177_1","doi-asserted-by":"publisher","DOI":"10.1109\/ISPASS.2013.6557174"},{"key":"e_1_2_1_178_1","doi-asserted-by":"publisher","DOI":"10.5555\/2001252.2001258"},{"key":"e_1_2_1_179_1","doi-asserted-by":"publisher","DOI":"10.1145\/1542275.1542312"},{"key":"e_1_2_1_180_1","doi-asserted-by":"publisher","DOI":"10.1145\/1995896.1995915"},{"key":"e_1_2_1_181_1","doi-asserted-by":"publisher","DOI":"10.1109\/MCSE.2015.4"},{"key":"e_1_2_1_182_1","doi-asserted-by":"publisher","DOI":"10.1137\/100806783"},{"key":"e_1_2_1_183_1","doi-asserted-by":"publisher","DOI":"10.5555\/1863086.1863099"},{"key":"e_1_2_1_184_1","doi-asserted-by":"publisher","DOI":"10.1109\/PDCAT.2011.28"},{"key":"e_1_2_1_185_1","doi-asserted-by":"publisher","DOI":"10.1002\/cpe.3046"},{"key":"e_1_2_1_186_1","doi-asserted-by":"publisher","DOI":"10.1371\/journal.pone.0062789"},{"key":"e_1_2_1_187_1","doi-asserted-by":"publisher","DOI":"10.1145\/2442992.2443004"},{"key":"e_1_2_1_188_1","doi-asserted-by":"publisher","DOI":"10.1109\/CLUSTER.2012.37"},{"key":"e_1_2_1_189_1","volume-title":"Proceedings of the International Conference on IC Design and Technology (ICICDT\u201910)","author":"Wendel Dieter","year":"2010","unstructured":"Dieter Wendel, Ronald Kalla, Joshua Friedrich, James Kahle, Jens Leenstra, Cedric Lichtenau, Balaram Sinharoy, William Starke, and Victor Zyuban. 2010. The POWER7 processor SoC. In Proceedings of the International Conference on IC Design and Technology (ICICDT\u201910). 71--73."},{"key":"e_1_2_1_190_1","doi-asserted-by":"publisher","DOI":"10.1109\/IPDPSW.2012.13"},{"key":"e_1_2_1_191_1","volume-title":"Advances in Intelligent Systems and Applications-Volume 2","author":"Wu Tin-Yu","unstructured":"Tin-Yu Wu, Wei-Tsong Lee, Chien-Yu Duan, and Tain-Wen Suen. 2013. Enhancing cloud-based servers by GPU\/CPU virtualization management. In Advances in Intelligent Systems and Applications-Volume 2. Springer, 185--194."},{"key":"e_1_2_1_192_1","doi-asserted-by":"publisher","DOI":"10.1109\/IPDPS.2011.115"},{"key":"e_1_2_1_193_1","volume-title":"Discrete particle simulation of gas-solid two-phase flows with multi-scale CPU-GPU hybrid computation. Chemical Engineering Journal 207-208 (Oct","author":"Xu Ming","year":"2012","unstructured":"Ming Xu, Feiguo Chen, Xinhua Liu, Wei Ge, and Jinghai Li. 2012. Discrete particle simulation of gas-solid two-phase flows with multi-scale CPU-GPU hybrid computation. Chemical Engineering Journal 207-208 (Oct. 2012), 746--757."},{"key":"e_1_2_1_194_1","doi-asserted-by":"publisher","DOI":"10.1109\/CLUSTER.2010.12"},{"key":"e_1_2_1_195_1","doi-asserted-by":"publisher","DOI":"10.1145\/2442516.2442518"},{"key":"e_1_2_1_196_1","volume-title":"Proceedings of the International Conference on High Performance Computing and Simulation (HPCS\u201910)","author":"Yao Ping","year":"2010","unstructured":"Ping Yao, Hong An, Mu Xu, Gu Liu, Xiaoqiang Li, Yaobin Wang, and Wenting Han. 2010. CuHMMer: A load-balanced CPU-GPU cooperative bioinformatics application. In Proceedings of the International Conference on High Performance Computing and Simulation (HPCS\u201910). IEEE, 24--30."},{"key":"e_1_2_1_197_1","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC.2011.5746311"},{"key":"e_1_2_1_198_1","doi-asserted-by":"publisher","DOI":"10.1109\/CLUSTER.2012.34"},{"key":"e_1_2_1_199_1","doi-asserted-by":"publisher","DOI":"10.1147\/JRD.2013.2279597"}],"container-title":["ACM Computing Surveys"],"original-title":[],"language":"en","link":[{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/2788396","content-type":"unspecified","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/dl.acm.org\/doi\/pdf\/10.1145\/2788396","content-type":"application\/pdf","content-version":"vor","intended-application":"syndication"},{"URL":"https:\/\/dl.acm.org\/doi\/pdf\/10.1145\/2788396","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,11,18]],"date-time":"2025-11-18T09:22:51Z","timestamp":1763457771000},"score":1,"resource":{"primary":{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/2788396"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2015,7,21]]},"references-count":199,"journal-issue":{"issue":"4","published-print":{"date-parts":[[2015,7,21]]}},"alternative-id":["10.1145\/2788396"],"URL":"https:\/\/doi.org\/10.1145\/2788396","relation":{},"ISSN":["0360-0300","1557-7341"],"issn-type":[{"value":"0360-0300","type":"print"},{"value":"1557-7341","type":"electronic"}],"subject":[],"published":{"date-parts":[[2015,7,21]]},"assertion":[{"value":"2014-08-01","order":0,"name":"received","label":"Received","group":{"name":"publication_history","label":"Publication History"}},{"value":"2015-05-01","order":2,"name":"accepted","label":"Accepted","group":{"name":"publication_history","label":"Publication History"}},{"value":"2015-07-21","order":3,"name":"published","label":"Published","group":{"name":"publication_history","label":"Publication History"}}]}}