{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,6,19]],"date-time":"2025-06-19T04:13:05Z","timestamp":1750306385095,"version":"3.41.0"},"reference-count":23,"publisher":"Association for Computing Machinery (ACM)","issue":"1","license":[{"start":{"date-parts":[[2015,12,2]],"date-time":"2015-12-02T00:00:00Z","timestamp":1449014400000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/www.acm.org\/publications\/policies\/copyright_policy#Background"}],"content-domain":{"domain":["dl.acm.org"],"crossmark-restriction":true},"short-container-title":["ACM Trans. Des. Autom. Electron. Syst."],"published-print":{"date-parts":[[2015,12,2]]},"abstract":"<jats:p>\n            Scan-based testing is crucial to ensuring correct functioning of chips. In this scheme, the scan and capture phases are interleaved. It is well known that for large designs, excessive switching activity during the launch-to-capture window leads to high\n            <jats:italic>voltage droop<\/jats:italic>\n            on the power grid, ultimately resulting in false delay failures during at-speed test. This article proposes a new design-for-testability (DFT) scheme for launch-on-shift (LOS) testing, which ensures that the combinational logic remains undisturbed between the interleaved capture phases, providing computer-aided-design (CAD) tools with extra search space for minimizing launch-to-capture switching activity through test pattern ordering (TPO). We further propose a new TPO algorithm that keeps track of the don't cares during the ordering process, so that the don't care filling step after the ordering process yields a better reduction in launch-to-capture switching activity compared to any other technique in the literature. The proposed DFT-assisted technique, when applied to circuits in ITC99 benchmark suite, produces an average reduction of 17.68% in peak launch-to-capture switching activity (CSA) compared to the best known lowpower TPO technique. Even for circuits whose test cubes are not rich in don't care bits, the proposed technique produces an average reduction of 15% in peak CSA, while for the circuits with test cubes rich in don't care bits (\u226575%), the average reduction is 24%. The proposed technique also reduces the average power dissipation (considering both scan cells and combinational logic) during the scan phase by about 43.5% on an average, compared to the adjacent filling technique.\n          <\/jats:p>","DOI":"10.1145\/2790297","type":"journal-article","created":{"date-parts":[[2015,12,4]],"date-time":"2015-12-04T13:43:07Z","timestamp":1449236587000},"page":"1-25","update-policy":"https:\/\/doi.org\/10.1145\/crossmark-policy","source":"Crossref","is-referenced-by-count":7,"title":["DFT Assisted Techniques for Peak Launch-to-Capture Power Reduction during Launch-On-Shift At-Speed Testing"],"prefix":"10.1145","volume":"21","author":[{"given":"Seetal","family":"Potluri","sequence":"first","affiliation":[{"name":"IIT Madras"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"A. Satya","family":"Trinadh","sequence":"additional","affiliation":[{"name":"IIT Hyderabad"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Sobhan Babu","family":"Ch.","sequence":"additional","affiliation":[{"name":"IIT Hyderabad"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"V.","family":"Kamakoti","sequence":"additional","affiliation":[{"name":"IIT Madras"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Nitin","family":"Chandrachoodan","sequence":"additional","affiliation":[{"name":"IIT Madras"}],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"320","published-online":{"date-parts":[[2015,12,2]]},"reference":[{"volume-title":"Proceedings of the Design Automation Conference. IEEE, 214--220","author":"Abramovici M.","key":"e_1_2_1_1_1","unstructured":"M. Abramovici , P. R. Menon , and D. T. Miller . 1983. Critical path tracing - An alternative to fault simulation . In Proceedings of the Design Automation Conference. IEEE, 214--220 . M. Abramovici, P. R. Menon, and D. T. Miller. 1983. Critical path tracing - An alternative to fault simulation. In Proceedings of the Design Automation Conference. IEEE, 214--220."},{"key":"e_1_2_1_2_1","doi-asserted-by":"publisher","DOI":"10.1109\/DATE.2005.27"},{"volume-title":"Proceedings of the International Test Conference. IEEE, 365--374","author":"Dervisoglu B.","key":"e_1_2_1_3_1","unstructured":"B. Dervisoglu and G. Stong . 1991. Design for testability: Using scanpath techniques for path-delay test and measurement . In Proceedings of the International Test Conference. IEEE, 365--374 . B. Dervisoglu and G. Stong. 1991. Design for testability: Using scanpath techniques for path-delay test and measurement. In Proceedings of the International Test Conference. IEEE, 365--374."},{"key":"e_1_2_1_4_1","doi-asserted-by":"publisher","DOI":"10.1109\/VTS.2007.34"},{"volume-title":"Proceedings of the International Test Conference. IEEE, 1--10","author":"Devanathan V. R.","key":"e_1_2_1_5_1","unstructured":"V. R. Devanathan , C. P. Ravikumar , and V. Kamakoti . 2007b. A stochastic pattern generation and optimization framework for variation-tolerant, power-safe scan test . In Proceedings of the International Test Conference. IEEE, 1--10 . V. R. Devanathan, C. P. Ravikumar, and V. Kamakoti. 2007b. A stochastic pattern generation and optimization framework for variation-tolerant, power-safe scan test. In Proceedings of the International Test Conference. IEEE, 1--10."},{"volume-title":"Proceedings of the International Test Synthesis Workshop.","author":"Ganesan S.","key":"e_1_2_1_6_1","unstructured":"S. Ganesan and S. P. Khatri . 2008. A modified scan-D flip-flop design to reduce test power . In Proceedings of the International Test Synthesis Workshop. S. Ganesan and S. P. Khatri. 2008. A modified scan-D flip-flop design to reduce test power. In Proceedings of the International Test Synthesis Workshop."},{"key":"e_1_2_1_7_1","doi-asserted-by":"publisher","DOI":"10.1109\/MDT.2002.1003802"},{"volume-title":"Proceedings of the International Symposium on Circuits and Systems. IEEE, 296--299","author":"Girard P.","key":"e_1_2_1_8_1","unstructured":"P. Girard , C. Landrault , S. Pravossoudovitch , and D. Severac . 1998. Reducing power consumption during test application by test vector ordering . In Proceedings of the International Symposium on Circuits and Systems. IEEE, 296--299 . P. Girard, C. Landrault, S. Pravossoudovitch, and D. Severac. 1998. Reducing power consumption during test application by test vector ordering. In Proceedings of the International Symposium on Circuits and Systems. IEEE, 296--299."},{"volume-title":"Proceedings of the Design Automation Conference. IEEE, 90--95","author":"Thomas Glover C.","key":"e_1_2_1_9_1","unstructured":"C. Thomas Glover and M. Ray Mercer . 1988. A method of delay fault test generation . In Proceedings of the Design Automation Conference. IEEE, 90--95 . C. Thomas Glover and M. Ray Mercer. 1988. A method of delay fault test generation. In Proceedings of the Design Automation Conference. IEEE, 90--95."},{"volume-title":"Proceedings of the International Symposium on VLSI. IEEE Computer Society, 285--288","author":"Kavousianos X.","key":"e_1_2_1_10_1","unstructured":"X. Kavousianos , D. Bakalis , M. Bellos , and D. Nikolos . 2004. An efficient test vector ordering method for low power testing . In Proceedings of the International Symposium on VLSI. IEEE Computer Society, 285--288 . X. Kavousianos, D. Bakalis, M. Bellos, and D. Nikolos. 2004. An efficient test vector ordering method for low power testing. In Proceedings of the International Symposium on VLSI. IEEE Computer Society, 285--288."},{"key":"e_1_2_1_11_1","first-page":"1","article-title":"Test power reduction using integrated scan cell and test vector reordering techniques on linear scan and double tree scan architectures","volume":"5","author":"Kurian George","year":"2009","unstructured":"George Kurian , V. V. Narayana Rao , Virendra Patidhar , and V. Kamakoti . 2009 . Test power reduction using integrated scan cell and test vector reordering techniques on linear scan and double tree scan architectures . ASP J. Low Power Electron. 5 , 1 (April 2009), 58--68. George Kurian, V. V. Narayana Rao, Virendra Patidhar, and V. Kamakoti. 2009. Test power reduction using integrated scan cell and test vector reordering techniques on linear scan and double tree scan architectures. ASP J. Low Power Electron. 5, 1 (April 2009), 58--68.","journal-title":"ASP J. Low Power Electron."},{"key":"e_1_2_1_12_1","doi-asserted-by":"publisher","DOI":"10.1007\/s10732-012-9194-6"},{"volume-title":"Proceedings of the International Test Conference. IEEE, 1088--1097","author":"Lin X.","key":"e_1_2_1_13_1","unstructured":"X. Lin , J. Rajski , I. Pomeranz , and S. M. Reddy . 2001. On static test compaction and test pattern ordering for scan designs . In Proceedings of the International Test Conference. IEEE, 1088--1097 . X. Lin, J. Rajski, I. Pomeranz, and S. M. Reddy. 2001. On static test compaction and test pattern ordering for scan designs. In Proceedings of the International Test Conference. IEEE, 1088--1097."},{"key":"e_1_2_1_15_1","doi-asserted-by":"publisher","DOI":"10.1109\/ATS.2010.69"},{"key":"e_1_2_1_16_1","doi-asserted-by":"publisher","DOI":"10.1109\/VLSID.2007.55"},{"key":"e_1_2_1_17_1","volume-title":"Proceedings of the IEEE International Test Conference (ITC). 1--8. DOI:http:\/\/dx.doi.org\/10","author":"Pant P.","year":"2010","unstructured":"P. Pant , J. Zelman , G. Colon-Bonet , J. Flint , and S. Yurash . 2010. Lessons from at-speed scan deployment on an Intel Itanium microprocessor . In Proceedings of the IEEE International Test Conference (ITC). 1--8. DOI:http:\/\/dx.doi.org\/10 .1109\/TEST. 2010 .5699256 10.1109\/TEST.2010.5699256 P. Pant, J. Zelman, G. Colon-Bonet, J. Flint, and S. Yurash. 2010. Lessons from at-speed scan deployment on an Intel Itanium microprocessor. In Proceedings of the IEEE International Test Conference (ITC). 1--8. DOI:http:\/\/dx.doi.org\/10.1109\/TEST.2010.5699256"},{"key":"e_1_2_1_19_1","volume-title":"Proceedings of the Design, Automation Test in Europe Conference Exhibition (DATE). 1353--1356","author":"Pei Songwei","year":"2010","unstructured":"Songwei Pei , Huawei Li , and Xiaowei Li . 2010 . An on-chip clock generation scheme for faster-than-at-speed delay testing . In Proceedings of the Design, Automation Test in Europe Conference Exhibition (DATE). 1353--1356 . DOI:http:\/\/dx.doi.org\/10.1109\/DATE.2010.5457020 10.1109\/DATE.2010.5457020 Songwei Pei, Huawei Li, and Xiaowei Li. 2010. An on-chip clock generation scheme for faster-than-at-speed delay testing. In Proceedings of the Design, Automation Test in Europe Conference Exhibition (DATE). 1353--1356. DOI:http:\/\/dx.doi.org\/10.1109\/DATE.2010.5457020"},{"key":"e_1_2_1_20_1","volume-title":"Proceedings of the 18th IEEE European Test Symposium (ETS). DOI:http:\/\/dx.doi.org\/10","author":"Potluri Seetal","year":"2013","unstructured":"Seetal Potluri , Satya Trinadh , Roopashree Baskaran , Nitin Chandrachoodan , and V. Kamakoti . 2013. PinPoint: An algorithm for enhancing diagnostic resolution using capture cycle power information . In Proceedings of the 18th IEEE European Test Symposium (ETS). DOI:http:\/\/dx.doi.org\/10 .1109\/ETS. 2013 .6569384 10.1109\/ETS.2013.6569384 Seetal Potluri, Satya Trinadh, Roopashree Baskaran, Nitin Chandrachoodan, and V. Kamakoti. 2013. PinPoint: An algorithm for enhancing diagnostic resolution using capture cycle power information. In Proceedings of the 18th IEEE European Test Symposium (ETS). DOI:http:\/\/dx.doi.org\/10.1109\/ETS.2013.6569384"},{"volume-title":"Proceedings of the Euro-ASIC. IEEE, 189--194","author":"Reddy L. N.","key":"e_1_2_1_21_1","unstructured":"L. N. Reddy , I. Pomeranz , and S. M. Reddy . 1992. ROTCO: A reversed order test compaction technique . In Proceedings of the Euro-ASIC. IEEE, 189--194 . L. N. Reddy, I. Pomeranz, and S. M. Reddy. 1992. ROTCO: A reversed order test compaction technique. In Proceedings of the Euro-ASIC. IEEE, 189--194."},{"key":"e_1_2_1_22_1","doi-asserted-by":"publisher","DOI":"10.1109\/TEST.2003.1271098"},{"key":"e_1_2_1_23_1","doi-asserted-by":"publisher","DOI":"10.1109\/43.3140"},{"key":"e_1_2_1_24_1","doi-asserted-by":"crossref","unstructured":"J. Sparso and S. Furber. 2001. Principles of Asynchronous Circuit Design A Systems Perspective. Kluwer Publishers.  J. Sparso and S. Furber. 2001. Principles of Asynchronous Circuit Design A Systems Perspective. Kluwer Publishers.","DOI":"10.1007\/978-1-4757-3385-3"},{"key":"e_1_2_1_25_1","volume-title":"Proceedings of the 6th International Conference on Design Technology of Integrated Systems in Nanoscale Era (DTIS). 1--6. DOI:http:\/\/dx.doi.org\/10","author":"Wu F.","year":"2011","unstructured":"F. Wu , L. Dilillo , A. Bosio , P. Girard , S. Pravossoudovitch , A. Virazel , M. Tehranipoor , K. Miyase , X. Wen , and N. Ahmed . 2011. Power reduction through X-filling of transition fault test vectors for LOS testing . In Proceedings of the 6th International Conference on Design Technology of Integrated Systems in Nanoscale Era (DTIS). 1--6. DOI:http:\/\/dx.doi.org\/10 .1109\/DTIS. 2011 .5941434 10.1109\/DTIS.2011.5941434 F. Wu, L. Dilillo, A. Bosio, P. Girard, S. Pravossoudovitch, A. Virazel, M. Tehranipoor, K. Miyase, X. Wen, and N. Ahmed. 2011. Power reduction through X-filling of transition fault test vectors for LOS testing. In Proceedings of the 6th International Conference on Design Technology of Integrated Systems in Nanoscale Era (DTIS). 1--6. DOI:http:\/\/dx.doi.org\/10.1109\/DTIS.2011.5941434"}],"container-title":["ACM Transactions on Design Automation of Electronic Systems"],"original-title":[],"language":"en","link":[{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/2790297","content-type":"unspecified","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/dl.acm.org\/doi\/pdf\/10.1145\/2790297","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,6,18]],"date-time":"2025-06-18T05:07:06Z","timestamp":1750223226000},"score":1,"resource":{"primary":{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/2790297"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2015,12,2]]},"references-count":23,"journal-issue":{"issue":"1","published-print":{"date-parts":[[2015,12,2]]}},"alternative-id":["10.1145\/2790297"],"URL":"https:\/\/doi.org\/10.1145\/2790297","relation":{},"ISSN":["1084-4309","1557-7309"],"issn-type":[{"type":"print","value":"1084-4309"},{"type":"electronic","value":"1557-7309"}],"subject":[],"published":{"date-parts":[[2015,12,2]]},"assertion":[{"value":"2014-10-01","order":0,"name":"received","label":"Received","group":{"name":"publication_history","label":"Publication History"}},{"value":"2015-06-01","order":1,"name":"accepted","label":"Accepted","group":{"name":"publication_history","label":"Publication History"}},{"value":"2015-12-02","order":2,"name":"published","label":"Published","group":{"name":"publication_history","label":"Publication History"}}]}}