{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,6,19]],"date-time":"2025-06-19T04:49:30Z","timestamp":1750308570914,"version":"3.41.0"},"publisher-location":"New York, NY, USA","reference-count":22,"publisher":"ACM","license":[{"start":{"date-parts":[[2015,6,13]],"date-time":"2015-06-13T00:00:00Z","timestamp":1434153600000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/www.acm.org\/publications\/policies\/copyright_policy#Background"}],"content-domain":{"domain":["dl.acm.org"],"crossmark-restriction":true},"short-container-title":[],"published-print":{"date-parts":[[2015,6,13]]},"DOI":"10.1145\/2795122.2795125","type":"proceedings-article","created":{"date-parts":[[2016,5,13]],"date-time":"2016-05-13T18:21:10Z","timestamp":1463163670000},"page":"1-8","update-policy":"https:\/\/doi.org\/10.1145\/crossmark-policy","source":"Crossref","is-referenced-by-count":3,"title":["Visualization of OpenCL application execution on CPU-GPU systems"],"prefix":"10.1145","author":[{"given":"Amir Kavyan","family":"Ziabari","sequence":"first","affiliation":[{"name":"Northeastern University, Boston, MA"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Rafael","family":"Ubal","sequence":"additional","affiliation":[{"name":"Northeastern University, Boston, MA"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Dana","family":"Schaa","sequence":"additional","affiliation":[{"name":"Advanced Micro Devices, San Jose, CA"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"David","family":"Kaeli","sequence":"additional","affiliation":[{"name":"Northeastern University, Boston, MA"}],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"320","published-online":{"date-parts":[[2015,6,13]]},"reference":[{"key":"e_1_3_2_1_1_1","unstructured":"Nvidia gpu occupancy calculator. ttp:\/\/developer.download.nvidia.com\/.  Nvidia gpu occupancy calculator. ttp:\/\/developer.download.nvidia.com\/."},{"key":"e_1_3_2_1_2_1","unstructured":"AMD Graphics Cores Next (GCN) Architecture June 2012. White paper.  AMD Graphics Cores Next (GCN) Architecture June 2012. White paper."},{"key":"e_1_3_2_1_3_1","unstructured":"G. Adams. Dlxview--(preliminary) user manual. http:\/\/yara.ecn.purdue.edu\/teamaaa\/dlxview.  G. Adams. Dlxview--(preliminary) user manual. http:\/\/yara.ecn.purdue.edu\/teamaaa\/dlxview."},{"key":"e_1_3_2_1_4_1","doi-asserted-by":"publisher","DOI":"10.1109\/ISPASS.2009.4919636"},{"key":"e_1_3_2_1_5_1","unstructured":"AMD. AMD Accelerated Parallel Processing OpenCL Programming Guide. http:\/\/developer.amd.com\/GPU\/AMDAPPSDK\/ Jan. 2011.  AMD. AMD Accelerated Parallel Processing OpenCL Programming Guide . http:\/\/developer.amd.com\/GPU\/AMDAPPSDK\/ Jan. 2011."},{"key":"e_1_3_2_1_6_1","doi-asserted-by":"publisher","DOI":"10.1109\/ISPASS.2009.4919648"},{"key":"e_1_3_2_1_7_1","doi-asserted-by":"publisher","DOI":"10.1145\/268806.268810"},{"key":"e_1_3_2_1_8_1","doi-asserted-by":"publisher","DOI":"10.1109\/TE.2008.927690"},{"key":"e_1_3_2_1_9_1","volume-title":"Orion 2.0: A power-area simulator for interconnection networks","author":"Kahng A. B.","year":"2011","unstructured":"A. B. Kahng , B. Li , L.-S. Peh , and K. Samadi . Orion 2.0: A power-area simulator for interconnection networks . Institute of Electrical and Electronics Engineers , 2011 . A. B. Kahng, B. Li, L.-S. Peh, and K. Samadi. Orion 2.0: A power-area simulator for interconnection networks. Institute of Electrical and Electronics Engineers, 2011."},{"key":"e_1_3_2_1_10_1","volume-title":"International Symposium on Computer Architecture","author":"Marty M.","year":"2006","unstructured":"M. Marty , B. Beckmann , L. Yen , A. Alameldeen , M. Xu , and K. Moore . Gems: Multifacet's general execution-driven multiprocessor simulator . In International Symposium on Computer Architecture , 2006 . M. Marty, B. Beckmann, L. Yen, A. Alameldeen, M. Xu, and K. Moore. Gems: Multifacet's general execution-driven multiprocessor simulator. In International Symposium on Computer Architecture, 2006."},{"key":"e_1_3_2_1_12_1","doi-asserted-by":"publisher","DOI":"10.1016\/S0141-9331(01)00111-9"},{"key":"e_1_3_2_1_13_1","doi-asserted-by":"publisher","DOI":"10.1145\/1062261.1062284"},{"key":"e_1_3_2_1_14_1","doi-asserted-by":"publisher","DOI":"10.1145\/514144.514731"},{"key":"e_1_3_2_1_15_1","unstructured":"G. Team. The gtk+ project.\". http:\/\/www.gtk.org.  G. Team. The gtk+ project.\". http:\/\/www.gtk.org."},{"key":"e_1_3_2_1_16_1","volume-title":"Graph drawing: algorithms for the visualization of graphs","author":"Tollis I.","year":"1998","unstructured":"I. Tollis , P. Eades , G. Di Battista , and L. Tollis . Graph drawing: algorithms for the visualization of graphs , volume 1 . Prentice Hall New York , 1998 . I. Tollis, P. Eades, G. Di Battista, and L. Tollis. Graph drawing: algorithms for the visualization of graphs, volume 1. Prentice Hall New York, 1998."},{"key":"e_1_3_2_1_17_1","doi-asserted-by":"publisher","DOI":"10.1145\/2370816.2370865"},{"key":"e_1_3_2_1_18_1","unstructured":"R. Ubal J. Sahuquillo S. Petit P. Lopez Z. Chen and D. R. Kaeli. The multi2sim simulation framework: A cpu-gpu model for heterogeneous computing. https:\/\/www.multi2sim.org.  R. Ubal J. Sahuquillo S. Petit P. Lopez Z. Chen and D. R. Kaeli. The multi2sim simulation framework: A cpu-gpu model for heterogeneous computing. https:\/\/www.multi2sim.org."},{"key":"e_1_3_2_1_19_1","doi-asserted-by":"publisher","DOI":"10.1145\/1055626.1055639"},{"key":"e_1_3_2_1_20_1","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.2014.15"},{"key":"e_1_3_2_1_21_1","doi-asserted-by":"publisher","DOI":"10.1145\/225830.223990"},{"key":"e_1_3_2_1_22_1","doi-asserted-by":"publisher","DOI":"10.1145\/1275165.1275167"},{"key":"e_1_3_2_1_23_1","doi-asserted-by":"publisher","DOI":"10.1145\/2751205.2751229"}],"event":{"name":"ISCA '15: The 42nd Annual International Symposium on Computer Architecture","sponsor":["SIGARCH ACM Special Interest Group on Computer Architecture"],"location":"Portland Oregon","acronym":"ISCA '15"},"container-title":["Proceedings of the Workshop on Computer Architecture Education"],"original-title":[],"link":[{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/2795122.2795125","content-type":"unspecified","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/dl.acm.org\/doi\/pdf\/10.1145\/2795122.2795125","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,6,18]],"date-time":"2025-06-18T19:04:27Z","timestamp":1750273467000},"score":1,"resource":{"primary":{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/2795122.2795125"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2015,6,13]]},"references-count":22,"alternative-id":["10.1145\/2795122.2795125","10.1145\/2795122"],"URL":"https:\/\/doi.org\/10.1145\/2795122.2795125","relation":{},"subject":[],"published":{"date-parts":[[2015,6,13]]},"assertion":[{"value":"2015-06-13","order":2,"name":"published","label":"Published","group":{"name":"publication_history","label":"Publication History"}}]}}