{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,2,25]],"date-time":"2026-02-25T17:55:56Z","timestamp":1772042156660,"version":"3.50.1"},"publisher-location":"New York, NY, USA","reference-count":17,"publisher":"ACM","license":[{"start":{"date-parts":[[2015,8,31]],"date-time":"2015-08-31T00:00:00Z","timestamp":1440979200000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/www.acm.org\/publications\/policies\/copyright_policy#Background"}],"content-domain":{"domain":["dl.acm.org"],"crossmark-restriction":true},"short-container-title":[],"published-print":{"date-parts":[[2015,8,31]]},"DOI":"10.1145\/2800986.2801017","type":"proceedings-article","created":{"date-parts":[[2015,10,30]],"date-time":"2015-10-30T15:27:07Z","timestamp":1446218827000},"page":"1-6","update-policy":"https:\/\/doi.org\/10.1145\/crossmark-policy","source":"Crossref","is-referenced-by-count":9,"title":["Memory-Aware and High-Throughput Hardware Design for the HEVC Fractional Motion Estimation"],"prefix":"10.1145","author":[{"given":"Vladimir","family":"Afonso","sequence":"first","affiliation":[{"name":"Federal University of Pelotas, Group of Architectures and Integrated Circuits, Pelotas, RS, Brazil"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Henrique","family":"Maich","sequence":"additional","affiliation":[{"name":"Federal University of Pelotas, Group of Architectures and Integrated Circuits, Pelotas, RS, Brazil"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Luan","family":"Audibert","sequence":"additional","affiliation":[{"name":"Federal University of Pelotas, Group of Architectures and Integrated Circuits, Pelotas, RS, Brazil"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Bruno","family":"Zatt","sequence":"additional","affiliation":[{"name":"Federal University of Pelotas, Group of Architectures and Integrated Circuits, Pelotas, RS, Brazil"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Marcelo","family":"Porto","sequence":"additional","affiliation":[{"name":"Federal University of Pelotas, Group of Architectures and Integrated Circuits, Pelotas, RS, Brazil"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Luciano","family":"Agostini","sequence":"additional","affiliation":[{"name":"Federal University of Pelotas, Group of Architectures and Integrated Circuits, Pelotas, RS, Brazil"}],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"320","published-online":{"date-parts":[[2015,8,31]]},"reference":[{"key":"e_1_3_2_1_1_1","first-page":"9","article-title":"2004. Video Coding Using the H.264\/MPEG-4 AVC Compression Standard","volume":"19","author":"Puri A.","year":"2004","unstructured":"Puri , A. , Chen , X. , and Luthra , A . 2004. Video Coding Using the H.264\/MPEG-4 AVC Compression Standard . Elsevier Signal Processing: Image Communication. 19 , 9 ( Oct. 2004 ), 793--849. DOI= http:\/\/dx.doi.org\/10.1016\/j.image.2004.06.003. 10.1016\/j.image.2004.06.003 Puri, A., Chen, X., and Luthra, A. 2004. Video Coding Using the H.264\/MPEG-4 AVC Compression Standard. Elsevier Signal Processing: Image Communication. 19, 9 (Oct. 2004), 793--849. DOI= http:\/\/dx.doi.org\/10.1016\/j.image.2004.06.003.","journal-title":"Elsevier Signal Processing: Image Communication."},{"key":"e_1_3_2_1_2_1","volume-title":"High efficiency video coding (Apr","author":"International Telecommunication Union ITU-T H","year":"2013","unstructured":"International Telecommunication Union . 2013. Recommendation ITU-T H .265 : High efficiency video coding (Apr . 2013 ). International Telecommunication Union. 2013. Recommendation ITU-T H.265: High efficiency video coding (Apr. 2013)."},{"key":"e_1_3_2_1_3_1","doi-asserted-by":"publisher","DOI":"10.1109\/TCSVT.2012.2221191"},{"key":"#cr-split#-e_1_3_2_1_4_1.1","doi-asserted-by":"crossref","unstructured":"Tsai S. F. Tsai C. H. and Chen L. G. 2014. Encoder Hardware Architecture for HEVC. In High Efficiency Video Coding (HEVC): Algorithms and Architectures V. Sze M. Budagavi and G. J. Sullivan. Springer 343--375. DOI= http:\/\/dx.doi.org\/10.1007\/978-3-319-06895-4. 10.1007\/978-3-319-06895-4","DOI":"10.1007\/978-3-319-06895-4_11"},{"key":"#cr-split#-e_1_3_2_1_4_1.2","doi-asserted-by":"crossref","unstructured":"Tsai S. F. Tsai C. H. and Chen L. G. 2014. Encoder Hardware Architecture for HEVC. In High Efficiency Video Coding (HEVC): Algorithms and Architectures V. Sze M. Budagavi and G. J. Sullivan. Springer 343--375. DOI= http:\/\/dx.doi.org\/10.1007\/978-3-319-06895-4.","DOI":"10.1007\/978-3-319-06895-4_11"},{"key":"e_1_3_2_1_5_1","doi-asserted-by":"publisher","DOI":"10.1145\/2024724.2024950"},{"key":"e_1_3_2_1_6_1","volume-title":"Proceedings of the 20th IEEE International Conference on Image Processing (Melbourne, Australia, September 15-18, 2013). ICIP '13. IEEE","author":"Diniz C.","unstructured":"Diniz , C. , Shafique , M. , Bampi , S. , and Henkel , J . 2013. High throughput interpolation hardware architecture with coarse grained reconfigurable datapaths for HEVC . In Proceedings of the 20th IEEE International Conference on Image Processing (Melbourne, Australia, September 15-18, 2013). ICIP '13. IEEE , 2091--2095. DOI= http:\/\/dx.doi.org\/10.1109\/ICIP.2013.6738431. 10.1109\/ICIP.2013.6738431 Diniz, C., Shafique, M., Bampi, S., and Henkel, J. 2013. High throughput interpolation hardware architecture with coarse grained reconfigurable datapaths for HEVC. In Proceedings of the 20th IEEE International Conference on Image Processing (Melbourne, Australia, September 15-18, 2013). ICIP '13. IEEE, 2091--2095. DOI= http:\/\/dx.doi.org\/10.1109\/ICIP.2013.6738431."},{"key":"#cr-split#-e_1_3_2_1_7_1.1","doi-asserted-by":"crossref","unstructured":"Pastuszak G. and Trochimiuk M. 2014. Architecture design of the high-throughput compensator and interpolator for the H.265\/HEVC encoder. Journal of Real-Time Image Processing (Apr. 2014). DOI= http:\/\/dx.doi.org\/10.1007\/s11554-014-0422-1. 10.1007\/s11554-014-0422-1","DOI":"10.1007\/s11554-014-0422-1"},{"key":"#cr-split#-e_1_3_2_1_7_1.2","doi-asserted-by":"crossref","unstructured":"Pastuszak G. and Trochimiuk M. 2014. Architecture design of the high-throughput compensator and interpolator for the H.265\/HEVC encoder. Journal of Real-Time Image Processing (Apr. 2014). DOI= http:\/\/dx.doi.org\/10.1007\/s11554-014-0422-1.","DOI":"10.1007\/s11554-014-0422-1"},{"key":"e_1_3_2_1_8_1","doi-asserted-by":"publisher","DOI":"10.1109\/LASCAS.2013.6519017"},{"key":"e_1_3_2_1_9_1","volume-title":"Proceedings of the 20th IEEE International Conference on Electronics Circuits and Systems (Abu Dhabi, UAE, December 08-11, 2013). ICECS '13. IEEE, 161--164","author":"Maich H.","year":"2013","unstructured":"Maich , H. , Afonso , V. , Franco , D. , Zatt , B. , Porto , M. , and Agostini , L . 2013. High throughput hardware design for the HEVC Fractional Motion Estimation Interpolation Unit . In Proceedings of the 20th IEEE International Conference on Electronics Circuits and Systems (Abu Dhabi, UAE, December 08-11, 2013). ICECS '13. IEEE, 161--164 . DOI= http:\/\/dx.doi.org\/10.1109\/ICECS. 2013 .6815379. 10.1109\/ICECS.2013.6815379 Maich, H., Afonso, V., Franco, D., Zatt, B., Porto, M., and Agostini, L. 2013. High throughput hardware design for the HEVC Fractional Motion Estimation Interpolation Unit. In Proceedings of the 20th IEEE International Conference on Electronics Circuits and Systems (Abu Dhabi, UAE, December 08-11, 2013). ICECS '13. IEEE, 161--164. DOI= http:\/\/dx.doi.org\/10.1109\/ICECS.2013.6815379."},{"key":"e_1_3_2_1_10_1","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2014.2386897"},{"key":"e_1_3_2_1_11_1","volume-title":"Retrieved","author":"High Efficiency Video Coding","year":"2013","unstructured":"High Efficiency Video Coding (HEVC) Reference Software -- HM13.0rc1. Retrieved December 5, 2013 : http:\/\/hevc.hhi.fraunhofer.de. High Efficiency Video Coding (HEVC) Reference Software -- HM13.0rc1. Retrieved December 5, 2013: http:\/\/hevc.hhi.fraunhofer.de."},{"key":"e_1_3_2_1_12_1","volume-title":"JCTVC-L1100: Common Test Conditions and Software Reference Configurations. JCT-VC Document Management System (Apr","author":"Bossen F.","year":"2013","unstructured":"Bossen , F. 2013. JCTVC-L1100: Common Test Conditions and Software Reference Configurations. JCT-VC Document Management System (Apr . 2013 ). Retrieved December 5, 2013: http:\/\/phenix.int-evry.fr\/jct\/. Bossen, F. 2013. JCTVC-L1100: Common Test Conditions and Software Reference Configurations. JCT-VC Document Management System (Apr. 2013). Retrieved December 5, 2013: http:\/\/phenix.int-evry.fr\/jct\/."},{"key":"e_1_3_2_1_13_1","volume-title":"VCEG-AI11: Improvements of the BD-PSNR model (Jul","author":"Bjontegaard G.","year":"2008","unstructured":"Bjontegaard , G. 2008. VCEG-AI11: Improvements of the BD-PSNR model (Jul . 2008 ). Bjontegaard, G. 2008. VCEG-AI11: Improvements of the BD-PSNR model (Jul. 2008)."},{"key":"e_1_3_2_1_14_1","volume-title":"264 and MPEG-4 video compression: video coding for next-generation multimedia","author":"Richardson I. E. G.","unstructured":"Richardson , I. E. G. 2003. H. 264 and MPEG-4 video compression: video coding for next-generation multimedia . John Wiley & Sons Inc , Hoboken, New Jersey. Richardson, I. E. G. 2003. H. 264 and MPEG-4 video compression: video coding for next-generation multimedia. John Wiley & Sons Inc, Hoboken, New Jersey."},{"key":"e_1_3_2_1_15_1","volume-title":"Advanced video coding for generic audiovisual services (Nov","author":"International Telecommunication Union ITU-T","year":"2007","unstructured":"International Telecommunication Union . 2007. ITU-T Recommendation H. 264 : Advanced video coding for generic audiovisual services (Nov . 2007 ). International Telecommunication Union. 2007. ITU-T Recommendation H.264: Advanced video coding for generic audiovisual services (Nov. 2007)."}],"event":{"name":"SBCCI '15: 28th Symposium on Integrated Circuits and Systems Design","location":"Salvador Brazil","acronym":"SBCCI '15","sponsor":["SBC Brazilian Computer Society","SIGDA ACM Special Interest Group on Design Automation","SBMICRO Brazilian Microelectronics Society"]},"container-title":["Proceedings of the 28th Symposium on Integrated Circuits and Systems Design"],"original-title":[],"link":[{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/2800986.2801017","content-type":"unspecified","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/dl.acm.org\/doi\/pdf\/10.1145\/2800986.2801017","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,6,18]],"date-time":"2025-06-18T05:42:58Z","timestamp":1750225378000},"score":1,"resource":{"primary":{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/2800986.2801017"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2015,8,31]]},"references-count":17,"alternative-id":["10.1145\/2800986.2801017","10.1145\/2800986"],"URL":"https:\/\/doi.org\/10.1145\/2800986.2801017","relation":{},"subject":[],"published":{"date-parts":[[2015,8,31]]},"assertion":[{"value":"2015-08-31","order":2,"name":"published","label":"Published","group":{"name":"publication_history","label":"Publication History"}}]}}